| Electronic Components Datasheet Search |
|
MPC823 Datasheet(PDF) 47 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC823 Datasheet(HTML) 47 Page - Motorola, Inc |
|
47 / 74 page ![]() Communication Processor Module MOTOROLA MPC823 REFERENCE MANUAL 16-425 L—Last (EOM) This bit is only valid when a serial management controller implements the monitor channel protocol and is set when the EOM indication is received on the E bit. When this bit is set, the data byte is invalid. ER—Error Condition This bit is only valid when a serial management controller implements the monitor channel protocol and is set when an error condition occurs on the monitor channel protocol. A new byte is transmitted before a serial management controller acknowledges the previous byte. MS—Data Mismatch This bit is only valid when a serial management controller implements the monitor channel protocol. It is set when two different consecutive bytes are received and it is cleared when the last two consecutive bytes match. A serial management controller waits for the reception of two identical consecutive bytes before writing new data to the RX buffer descriptor. Bits 4–7—Reserved These bits are reserved and must be set to 0. DATA—Data This field contains the monitor channel data byte that a serial management controller received. • M_TXBD—The SMCx monitor channel transmit buffer descriptor is used by the communication processor module to report information about the monitor channel transmit byte. R—Ready 0 = This bit is cleared by the communication processor module after transmission. The TX buffer descriptor is now available to the core. 1 = The core sets this bit to indicate that the data byte associated with this buffer descriptor is ready for transmission. L—Last (EOM) This bit is only valid when a serial management controller implements the monitor channel protocol. When it is set, a serial management controller first transmits the buffer data and then transmits the EOM indication on the E bit. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 OFFSET + 0 RL AR RESERVED DATA NOTE: You are only responsible for initializing the items in bold. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |