LIS2HH12 datasheet(38/47 Pages) STMICROELECTRONICS

38 / 47 page

LIS2HH12

38/47

DocID025344 Rev 5

8.16

FIFO_CTRL (2Eh)

FIFO control register (r/w)

Table 41. FIFO control register

The FIFO trigger is the IG_SRC1 (31h) event. (Refer to IG_SRC1 (31h)).

8.17

FIFO_SRC (2Fh)

FIFO status control register (r)

Table 44. FIFO status register

Table 45. FIFO status register description

FMODE2

FMODE1

FMODE0

FTH4

FTH3

FTH2

FTH1

FTH0

Table 42. FIFO control register description

FMODE [2:0]

FIFO mode selection bits. Default: 000. For further details refer to table below

FTH [4:0]

FIFO threshold. Default: 00000. It is the FIFO depth if the STOP_FTH bit in the

CTRL3 (22h) register is set to ‘1’.

Table 43. FIFO mode selection

FMODE2

FMODE1

FMODE0

Mode

Bypass mode. FIFO turned off

FIFO mode. Stops collecting data when FIFO is full.

Stream mode. If the FIFO is full, the new sample overwrites

the older one

Stream mode until trigger is deasserted, then FIFO mode

Bypass mode until trigger is deasserted, then Stream mode

Not used

Bypass mode until trigger is deasserted, then FIFO mode

FTH

OVR

EMPTY

FSS4

FSS3

FSS2

FSS1

FSS0

FTH

FIFO threshold status.

0: FIFO filling is lower than FTH level; 1: FIFO filling is equal to or higher than

threshold level

OVR

Overrun bit status. 0: FIFO is not completely filled; 1: FIFO is completely filled

EMPTY

FIFO empty bit.

0: FIFO not empty; 1: FIFO empty)

FSS [4:0]

FIFO stored data level

LIS2HH12 Datasheet(PDF) 38 Page - STMicroelectronics

LIS2HH12 Datasheet(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL