TNETV6421INZDU4 datasheet(2/222 Pages) TI1

2 / 222 page

1.2 Description

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346D – JANUARY 2007 – REVISED JUNE 2008

www.ti.com

• Packages:

–

361-Pin Pb-Free PBGA Package

(ZWT Suffix), 0.8-mm Ball Pitch

• VLYNQ™ Interface (FPGA Interface)

–

376-Pin Plastic BGA Package

• Three Pulse Width Modulator (PWM) Outputs

(ZDU Suffix), 1.0-mm Ball Pitch

• On-Chip ROM Bootloader

• 0.09-µm/6-Level Cu Metal Process (CMOS)

• Individual Power-Savings Modes

• 3.3-V and 1.8-V I/O, 1.2-V Internal

• Flexible PLL Clock Generators

(-7/-6/-5/-4/-Q6/-Q5/-Q4)

• IEEE-1149.1 (JTAG™)

• 3.3-V and 1.8-V I/O, 1.05-V Internal

Boundary-Scan-Compatible

(-7/-6/-5/-4/-L/-Q5)

• Up to 111 General-Purpose I/O (GPIO) Pins

• Applications:

(Multiplexed With Other Device Functions)

–

Telecom

–

Audio

–

Industrial Applications

The TMS320C64x+™ DSPs (including the TMS320C6421 device) are the highest-performance fixed-point

DSP generation in the TMS320C6000™ DSP platform. The C6421 device is based on the third-generation

high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by

Texas Instruments (TI), making these DSPs an excellent choice for digital signal processor applications.

The C64x+™ devices are upward code-compatible from previous devices that are part of the C6000™

DSP platform. The C64x™ DSPs support added functionality and have an expanded instruction set from

previous devices.

Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and

C64x+ CPU, respectively.

With performance of up to 5600 million instructions per second (MIPS) at a clock rate of 700 MHz, the

C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses

the operational flexibility of high-speed controllers and the numerical capability of array processors. The

C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly

independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The

eight functional units include instructions to accelerate the performance in telecom, audio, and industrial

applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of

2800 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 5600 MMACS. For

more details on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference

Guide (literature number SPRU732).

The C6421 also has application-specific hardware logic, on-chip memory, and additional on-chip

peripherals similar to the other C6000 DSP platform devices. The C6421 core uses a two-level

cache-based architecture. The Level 1 program memory/cache (L1P) consists of a 128K-bit memory

space that can be configured as mapped memory or direct mapped cache, and the Level 1 data (L1D)

consists of a 384K-bit memory space that can be configured as mapped memory or 2-way set-associative

cache. The Level 2 memory/cache (L2) consists of a 512K-bit memory space that is shared between

program and data space. L2 memory can be configured as mapped memory, cache, or combinations of

the two.

TMS320C6421 Fixed-Point Digital Signal Processor

Submit Documentation Feedback

TNETV6421INZDU4 Datasheet(PDF) 2 Page - Texas Instruments

TNETV6421INZDU4 Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL