TNETV6421INZDU4 datasheet(41/222 Pages) TI1

41 / 222 page

TMS320C6421

Fixed-Point Digital Signal Processor

www.ti.com

SPRS346D – JANUARY 2007 – REVISED JUNE 2008

Table 2-17. Host-Port Interface Terminal Functions (continued)

SIGNAL

TYPE(1)

OTHER(2)(3)

DESCRIPTION

ZWT

ZDU

NAME

NO.

HDS1/MRXD1/

IPU

This pin is multiplexed between HPI, EMAC (MII), and GPIO.

I/O/Z

GP[79]

DVDD33

In HPI mode, this pin is host data strobe input 1 HDS1 (I).

This pin is multiplexed between HPI, EMAC (MII), and GPIO.

HRDY/MRXD2/

IPU

I/O/Z

In HPI mode, this pin is host ready output from DSP to host

GP[80]

DVDD33

(O/Z).

This pin is multiplexed between HPI, MDIO, and GPIO.

HCS/MDCLK/

IPU

I/O/Z

In HPI mode, this pin is HPI active low chip select input HCS

GP[81]

DVDD33

(I).

HINT/RXD3/

IPU

This pin is multiplexed between HPI, EMAC (MII), and GPIO.

I/O/Z

GP[82]

DVDD33

In HPI mode, this pin is host interrupt output HINT (O/Z).

This pin is multiplexed between HPI, MDIO, and GPIO.

HAS/MDIO/

IPU

In HPI mode, this pin is host address strobe HAS (I).

I/O/Z

GP[83]

DVDD33

For proper HPI operation, if this pin is routed out, it must be

pulled up via an external resistor.

Submit Documentation Feedback

Device Overview

TNETV6421INZDU4 Datasheet(PDF) 41 Page - Texas Instruments

TNETV6421INZDU4 Datasheet(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL