| Electronic Components Datasheet Search |
|
TNETV6421INZDU4 Datasheet(PDF) 72 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6421INZDU4 Datasheet(HTML) 72 Page - Texas Instruments |
|
72 / 222 page ![]() 3.4.2.3 DSPBOOTADDR Register TMS320C6421 Fixed-Point Digital Signal Processor SPRS346D – JANUARY 2007 – REVISED JUNE 2008 www.ti.com Table 3-8. BOOTCMPLT Register Description Bit Field Name Description 31:20 RESERVED Reserved. For proper device operation, the user should only write "0" to these bits. Boot Error 0000 = No Error (default). 19:16 ERR 0001 - 1111 = bootloader software detected a boot error and aborted the boot. For the error codes, see the Using the TMS320C642x Bootloader Application Report (literature number SPRAAK5). 15:1 RESERVED Reserved. For proper device operation, the user should only write "0" to these bits. Boot Complete Flag from Host This field is only applicable to Host Boots. 0 BC 0 = Host has not completed booting this device (default). 1 = Host has completed booting this device. DSP can begin executing from the DSPBOOTADDR register value. The DSP Boot Address (DSPBOOTADDR) register contains the starting address for the C64x+ CPU. Whenever the C64x+ is released from reset, it begins executing from the location pointed to by DSPBOOTADDR register. For Host boots (HPI Boot), the DSPBOOTADDR register is also used for communication between the Host and the bootloader code during boot. The DSPBOOTADDR register is reset by any device-level global reset. For the list of device-level global resets, see Section 6.5, Reset. 31 0 DSPBOOTADDR R/W-0x0010 0000 or 0x4200 00000 LEGEND: R = Read; W = Write; -n = value after reset Figure 3-4. DSPBOOTADDR Register— 0x01C4 0008 Table 3-9. DSPBOOTADDR Register Description Bit Field Name Description DSP Boot Address After boot, the C64x+ CPU begins execution from this 32-bit address location 0x0010 0000 (for Internal Bootloader ROM). or 0x4200 0000 (for EMIFA CS2 Space). 31:0 DSPBOOTADDR The lower 10 bits (bits 9:0) should always be programmed to "0" as they are ignored by the C64x+. Default depends on boot mode selected. See Table 3-4, Non-Fastboot Modes and Table 3-5, User-Select Multiplier Fastboot Modes. At device reset, the Boot Controller defaults DSPBOOTADDR to one of two values (either Internal Bootloader ROM at address 0x0010 0000 or EMIFA CS2 Space 0x4200 0000) based on the boot mode selected (for the boot mode selections, see Table 3-4 and Table 3-5). For Non-Host Boot Modes, software can leave the DSPBOOTADDR register at default. 72 Device Configurations Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |