Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F296 Datasheet(PDF) 318 Page - STMicroelectronics

Part # ST10F296
Description  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F296 Datasheet(HTML) 318 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 314Page - STMicroelectronics ST10F296 Datasheet HTML 315Page - STMicroelectronics ST10F296 Datasheet HTML 316Page - STMicroelectronics ST10F296 Datasheet HTML 317Page - STMicroelectronics ST10F296 Datasheet HTML 318Page - STMicroelectronics ST10F296 Datasheet HTML 319Page - STMicroelectronics ST10F296 Datasheet HTML 320Page - STMicroelectronics ST10F296 Datasheet HTML 321Page - STMicroelectronics ST10F296 Datasheet HTML 322Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 318 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Electrical characteristics
ST10F296E
318/346
The jitter in the PLL loop can be modeled as being dominated by the i1/f2 noise for N smaller
than a ‘certain’ value that depends on the PLL output frequency and on the bandwidth
characteristics of the program loop. Above this ‘certain’ value, the jitter becomes dominated
by the i1/f3 noise component. For N greater than a second value of N, the jitter does not
increase with a longer time interval due to an apparent saturation effect (the jitter is stable,
thereby increasing the number of clock periods, N). The PLL loop acts as a high pass filter
for any noise in the loop, with a cutoff frequency equal to the bandwidth of the PLL. The
saturation value corresponds to self referred long term jitter of the PLL. Figure 105 shows
the maximum jitter trend versus the number of clock periods N (for some typical CPU
frequencies). The curves represent the worst case situations, as they are computed taking
into account all temperature ranges, power supplies and process variations. ‘Real’ jitter is
always measured well below the given worst case value.
Noise in supply and substrate
Digital supply noise adds determining elements to PLL output jitter, independent of the
multiplication factor. Its effect is strongly reduced thanks to the particular care taken when
integrating and implementing the PLL module inside the device. In addition, the contribution
of digital noise to global jitter is widely taken into account in the curves provided in
Figure 105.
Figure 105. ST10F296E PLL jitter
N (CPU clock periods)
200
400
±5
±1
800
600
1000
1200
1400
0
0
64 MHz
±2
±3
±4
24 MHz
40 MHz
32 MHz
16 MHz
TJIT
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com