Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72361AR4-Auto Datasheet(PDF) 166 Page - STMicroelectronics

Part # ST72361AR4-Auto
Description  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 166 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 162Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 163Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 164Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 165Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 166Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 167Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 168Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 169Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 170Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 279 page
background image
LINSCI serial communication interface (LIN master/slave)
ST72361xx-Auto
166/279
Doc ID 12468 Rev 3
Example 2: data = 00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS
bit = 0).
Odd parity
The parity bit is calculated to obtain an odd number of “1s” inside the character made of the
7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.
Example 3: data = 00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit
= 1).
Transmission mode
If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted
but is changed by the parity bit.
Reception mode
If the PCE bit is set then the interface checks if the received data byte has an even number
of “1s” if even parity is selected (PS = 0) or an odd number of “1s” if odd parity is selected
(PS = 1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is
generated if PCIE is set in the SCICR1 register.
15.6
Low power modes
15.7
Interrupts
Table 61.
Effect of low power modes on SCI
Mode
Description
WAIT
No effect on SCI.
SCI interrupts cause the device to exit from Wait mode.
HALT
SCI registers are frozen.
In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.
Table 62.
SCI interrupt control and wake-up capability
Interrupt event
Event
flag
Enable
control
bit
Exit
from
Wait
Exit
from
Halt
Transmit Data Register Empty
TDRE
TIE
Yes
No
Transmission Complete
TC
TCIE
Received Data Ready to be Read
RDRF
RIE
Overrun Error or LIN Synch Error
Detected
OR/LHE
Idle Line Detected
IDLE
ILIE
Parity Error
PE
PIE
LIN Header Detection
LHDF
LHIE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com