 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ST72361AR4-Auto Datasheet(PDF) 203 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72361AR4-Auto Datasheet(HTML) 203 Page - STMicroelectronics |
|
|
203 / 279 page  ST72361xx-Auto LINSCI serial communication interface (LIN master only) Doc ID 12468 Rev 3 203/279 16.5 Low power modes 16.6 Interrupts The SCI interrupt events are connected to the same interrupt vector. These events generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction). 16.7 SCI synchronous transmission The SCI transmitter allows the user to control a one way synchronous serial transmission. The SCLK pin is the output of the SCI transmitter clock. No clock pulses are sent to the SCLK pin during start bit and stop bit. Depending on the state of the LBCL bit in the SCICR3 register, clock pulses are or are not be generated during the last valid data bit (address mark). The CPOL bit in the SCICR3 register allows the user to select the clock polarity, and the CPHA bit in the SCICR3 register allows the user to select the phase of the external clock (see Figure 91, Figure 92 and Figure 93). During idle, preamble and send break, the external SCLK clock is not activated. These options allow the user to serially control peripherals which consist of shift registers, without losing any functions of the SCI transmitter which can still talk to other SCI receivers. These options do not affect the SCI receiver which is independent from the transmitter. Table 73. Effect of low power modes on SCI Mode Description WAIT No effect on SCI. SCI interrupts cause the device to exit from Wait mode. HALT SCI registers are frozen. In halt mode, the SCI stops transmitting/receiving until Halt mode is exited. Table 74. SCI interrupt control and wake-up capability Interrupt event Event flag Enable control bit Exit from wait Exit from halt Transmit data register empty TDRE TIE Yes No Transmission complete TC TCIE Received data ready to be read RDRF RIE Overrun error detected OR Idle line detected IDLE ILIE Parity error PE PIE |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
