Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PC87415VCG Datasheet(PDF) 33 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87415VCG
Description  PCI-IDE DMA Master Mode Interface Controller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87415VCG Datasheet(HTML) 33 Page - National Semiconductor (TI)

Back Button PC87415VCG Datasheet HTML 29Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 30Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 31Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 32Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 33Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 34Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 35Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 36Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 37Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 42 page
background image
80 Electrical Characteristics (Continued)
842 ATAIDE Timing Specifications
The following AC timing specifications are based on simulation data
ATAIDE Timing Parameters
Symbol
Parameter
Min
Max
Units
Notes
t3
CLK to DA 20 CHx
CS13
DIOR
514
ns
DIOW
DD 150 Valid
t4
DIORDY Setup Time to CLK Rising
12
ns
t5
DIORDY Hold Time from CLK Rising
5
ns
t6
DA 20 CHx
CS13
Setup Time to DIOR
1
3
CLK
1
DIOW
Falling (Data Cycles)
t7
DIOR
DIOW
Active Time (Data Cycles)
2
16
CLK
t8
DIOR
DIOW
Recovery Time (Data Cycles)
1
CLK
t9
DD 150 Read Data Setup Time to CLK Rising
10
ns
t10
DD 150 Read Data Hold Time from CLK Rising
0
ns
t11
DA 20 CHx
CS13
Setup Time to DIOR
1
3
CLK
1
DIOW
Falling (Non Data Cycles)
t12
DIOR
DIOW
Active Time (Non Data Cycles)
2
CLK
t13
DIOR
DIOW
Recovery Time (Non Data Cycles)
1
CLK
t14
CHx
DMARQ Setup Time for the First Occurrence
7ns
2
of CHx
DMARQ
t15
CHx
DMARQ Setup Time of the 2nd and
73
Subsequent Occurrences of CHx
DMARQ
t16
CLK to CHx
DMACK
18
ns
Note 1
Setup time is derived from the recovery field (upper 3 bits)
Value of Recovery Field
Setup Time in
Bit 3
Bit 2
Bit 1
PCI Clocks
0
X
X
4 CLKs
1
0
X
3 CLKs
1
1
0
2 CLKs
1
1
1
1 CLKs
Note 2
This is an asynchronous signal The setup time is used as a reference for timing relationship of CHx
DMARQ and the command generation
Note 3
This is a synchronous sampling point and setup time must be met for proper operation
http
www nationalcom
33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com