AR0130CS

www.onsemi.com

34

POWER-ON RESET AND STANDBY TIMING

Power-Up Sequence

The recommended power-up sequence for the AR0130 is

the separation specified below.

2. After 0−10

supply.

3. After 0−10

4. After 0−10

5. After the last power supply is stable, enable

EXTCLK.

6. Assert RESET_BAR for at least 1 ms.

7. Wait 150,000 EXTCLKs (for internal initialization

into software standby).

8. Configure PLL, output, and image settings to

desired values.

9. Wait 1 ms for the PLL to lock.

10. Set streaming mode (R0x301a[2] = 1).

Figure 31. Power Up

EXTCLK

Hard

Reset

Internal Ini-

tialization

Software

Standby

PLL Clock

Streaming

RESET_BAR

Table 19. POWER-UP SEQUENCE

Symbol

Definition

Min

Typ

Max

Unit

0

10

–

ms

0

10

–

ms

0 (Note 21)

10

–

ms

0

10

–

ms

Xtal Settle Time

–

30 (Note 18)

–

ms

Hard Reset

1 (Note 19)

–

–

ms

Internal Initialization

150,000

–

–

EXTCLKs

PLL Lock Time

1

–

–

ms

18.Xtal settling time is component-dependent, usually taking about 10–100 ms.

19.Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the

RC time must include the all power rail settle time and Xtal settle time.

high current draw on this supply.