Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

IMX7SCEC Datasheet(PDF) 47 Page - NXP Semiconductors

Part # IMX7SCEC
Description  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC Datasheet(HTML) 47 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 43Page - NXP Semiconductors IMX7SCEC Datasheet HTML 44Page - NXP Semiconductors IMX7SCEC Datasheet HTML 45Page - NXP Semiconductors IMX7SCEC Datasheet HTML 46Page - NXP Semiconductors IMX7SCEC Datasheet HTML 47Page - NXP Semiconductors IMX7SCEC Datasheet HTML 48Page - NXP Semiconductors IMX7SCEC Datasheet HTML 49Page - NXP Semiconductors IMX7SCEC Datasheet HTML 50Page - NXP Semiconductors IMX7SCEC Datasheet HTML 51Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
47
Table 33 shows DDR I/O output buffer impedance of i.MX 7Solo family of processors.
Note:
1. Output driver impedance is controlled across PVTs using ZQ calibration procedure.
2. Calibration is done against 240
Ω external reference resistor.
3. Output driver impedance deviation (calibration accuracy) is ±5% (max/min impedance) across PVTs.
4.7.2
Differential I/O output buffer impedance
The Differential CCM interface is designed to be compatible with TIA/EIA 644-A standard. See, TIA/EIA
STANDARD 644-A, Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface
Circuits (2001) for details.
4.7.3
USB battery charger detection driver impedance
The USB_OTG1_CHD_B open-drain output pin can be used to signal the results of USB Battery Charger
detection routines for the USB_OTG1 PHY instance to power management and monitoring devices. Use
of this pin requires an external pullup resistor, for more information see Table 3, and Table 7.
Table 34 shows the USB_OTG1_CHD_B pulldown driver impedance for the USB_OTG1_CHD_B pin.
4.8
System modules timing
This section contains the timing and electrical parameters for the modules in each i.MX 7Solo processor.
Table 33. DDR I/O output buffer impedance
Parameter
Symbol
Test Conditions DSE
(Drive Strength)
Typical
Unit
NVCC_DRAM=1.5 V
(DDR3)
DDR_SEL=11
NVCC_DRAM=1.2 V
(LPDDR2)
DDR_SEL=10
Output Driver
Impedance
Rdrv
000
001
010
011
100
101
110
111
Hi-Z
240
120
80
60
48
40
34
Hi-Z
240
120
80
60
48
40
34
Ω
Table 34. USB_OTG1_CHD_B pulldown driver impedance (VDD_USB_OTG1_3P3_IN 3.3 V)
Parameter
Symbol
Typical
Unit
Open-drain output driver pulldown impedance
Rdrv_pd
1000
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com