IMX7SCEC datasheet(96/152 Pages) NXP

96 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

4.10.8.4

Possible

ΔVCMTX and ΔVOD Distortions of the Single-ended HS Signals

Figure 66. Possible

ΔVCMTX and ΔVOD Distortions of the Single-ended HS Signals

4.10.8.5

MIPI PHY switching characteristics

Table 70. Electrical and Timing Information

Symbol

Parameters

Test Conditions

Min

Typ

Max

Unit

HS Line Drivers AC Specifications

—

Maximum serial data rate (forward

direction)

On DATAP/N outputs.

Ω <= RL <= 125 Ω

—

1500

Mbps

FDDRCLK

DDR CLK frequency

On DATAP/N outputs.

—

750

MHz

PDDRCLK

DDR CLK period

Ω<= RL< = 125 Ω

1.33

—

tCDC

DDR CLK duty cycle

tCDC = tCPH / PDDRCLK

—50

—

tCPH

DDR CLK high time

—

tCPL

DDR CLK low time

—

DDR CLK / DATA Jitter

—

ps pk–pk

tSKEW[PN]

Intra-Pair (Pulse) skew

—

0.075

—

tSKEW[TX]

Data to Clock Skew

—

0.350

—

0.650

Differential output signal rise time

20% to 80%, RL = 50

150

—

0.3UI

Differential output signal fall time

20% to 80%, RL = 50

150

—

0.3UI

ΔVCMTX(HF)

Common level variation above 450 MHz 80

Ω<= RL< = 125 Ω

——

mVrms

ΔVCMTX(LF)

Common level variation between 50

MHz and 450 MHz.

Ω<= RL< = 125 Ω

——

mVp

VOD(0)

VOD(1)

VOD/2

VOD (SE H S Signals)

Static VCMTX (SE HS Signals)

Dynamic VCMTX (SE HS Signals)

VDN

VCM TX

VDP

VDN

VCMTX

VDP

VDN

VCM TX

VDP

VOD(0)

IMX7SCEC Datasheet(PDF) 96 Page - NXP Semiconductors

IMX7SCEC Datasheet(HTML) 96 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL