Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

IMX7SCEC Datasheet(PDF) 69 Page - NXP Semiconductors

Part # IMX7SCEC
Description  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC Datasheet(HTML) 69 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 65Page - NXP Semiconductors IMX7SCEC Datasheet HTML 66Page - NXP Semiconductors IMX7SCEC Datasheet HTML 67Page - NXP Semiconductors IMX7SCEC Datasheet HTML 68Page - NXP Semiconductors IMX7SCEC Datasheet HTML 69Page - NXP Semiconductors IMX7SCEC Datasheet HTML 70Page - NXP Semiconductors IMX7SCEC Datasheet HTML 71Page - NXP Semiconductors IMX7SCEC Datasheet HTML 72Page - NXP Semiconductors IMX7SCEC Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
69
Figure 37. Read Data Latch cycle timing diagram (EDO mode)
Table 49. Asynchronous mode timing parameters1
1 GPMI’s Asynchronous mode output timing can be controlled by the module’s internal registers
HW_GPMI_TIMING0_ADDRESS_SETUP, HW_GPMI_TIMING0_DATA_SETUP, and HW_GPMI_TIMING0_DATA_HOLD.
This AC timing depends on these registers settings. In the table, AS/DS/DH represents each of these settings.
ID
Parameter
Symbol
Timing
T = GPMI Clock Cycle
Unit
Min.
Max.
NF1
NAND_CLE setup time
tCLS
(AS + DS)
× T - 0.12 [see notes2,3]
2
AS minimum value can be 0, while DS/DH minimum value is 1.
3 T = GPMI clock period -0.075ns (half of maximum p-p jitter).
ns
NF2
NAND_CLE hold time
tCLH
DH
× T - 0.72 [see note2]ns
NF3
NAND_CE0_B setup time
tCS
(AS + DS + 1)
× T [see notes3,2]ns
NF4
NAND_CE0_B hold time
tCH
(DH+1)
× T - 1 [see note2]ns
NF5
NAND_WE_B pulse width
tWP
DS
× T [see note2]ns
NF6
NAND_ALE setup time
tALS
(AS + DS)
× T - 0.49 [see notes3,2]ns
NF7
NAND_ALE hold time
tALH
(DH
× T - 0.42 [see note2]ns
NF8
Data setup time
tDS
DS
× T - 0.26 [see note2]ns
NF9
Data hold time
tDH
DH
× T - 1.37 [see note2]ns
NF10
Write cycle time
tWC
(DS + DH)
× T [see note2]ns
NF11
NAND_WE_B hold time
tWH
DH
× T [see note2]ns
NF12
Ready to NAND_RE_B low
tRR4
4 NF12 is guaranteed by the design.
(AS + 2)
× T [see 3,2]—
ns
NF13
NAND_RE_B pulse width
tRP
DS
× T [see note2]ns
NF14
READ cycle time
tRC
(DS + DH)
× T [see note2]ns
NF15
NAND_RE_B high hold time
tREH
DH
× T [see note2]ns
NF16
Data setup on read
tDSR
(DS
× T -0.67)/18.38 [see
notes5,6]
5 Non-EDO mode.
6 EDO mode, GPMI clock ≈ 100 MHz
(AS=DS=DH=1, GPMI_CTL1 [RDN_DELAY] = 8, GPMI_CTL1 [HALF_PERIOD] = 0).
ns
NF17
Data hold on read
tDHR
0.82/11.83 [see notes5,6]—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com