AT25FF321A datasheet(13/119 Pages) DIALOG

13 / 119 page

Datasheet

2021-08-19

DS-AT25FF321A-181

Revision J

AT25FF321A

32-Mbit, 1.65 V - 3.6 V SPI Serial Flash Memory

with Multi-I/O Support

Table 1: Pin Descriptions

Symbol

Name and Function

Asserted

State

Type

CHIP SELECT: Asserting the CS pin selects the device. When the CS pin is deas-

serted, the device is be deselected and normally be placed in standby mode (not

Deep Power-Down mode), and the SO pin is in a high-impedance state. When the

device is deselected, data are not accepted on the SI pin.

A high-to-low transition on the CS pin is required to start an operation, and a low-to-

high transition is required to end an operation. When ending an internally self-timed

operation such as a program or erase cycle, the device does not enter the standby

mode until the completion of the operation.

Low

Input

SCK

SERIAL CLOCK: This pin is used to provide a clock to the device and is used to

control the flow of data to and from the device. Command, address, and input data

present on the SI pin is always latched in on the rising edge of SCK, while output

data on the SO pin is always clocked out on the falling edge of SCK.

Input

SI (I/O0)

SERIAL INPUT: The SI pin is used to shift data into the device. The SI pin is used

for all data input including command and address sequences. Data on the SI pin is

always latched in on the rising edge of SCK.

Data present on the SI pin is ignored whenever the device is deselected (CS is

deasserted and the device is in the reset condition).

Input/

Output

SO (I/O1)

SERIAL OUTPUT: The SO pin is used to shift data out from the device. Data on the

SO pin is always clocked out on the falling edge of SCK.

The SO pin is in a high-impedance state whenever the device is deselected (CS is

deasserted and the device is in the reset condition).

Input/

Output

WP (I/

O2)

WRITE PROTECT: The WP pin controls the hardware locking feature of the device.

When set, this bit prevents the Status Register from being written. This bit is used in

conjunction with other Status Register bits (CMPRT, BPSIZE, TB, and BP[2:0]) to

provide hardware protection of the memory array.

The WP pin is internally pulled-high and can be left floating if hardware controlled

protection is not used. However, it is recommended that the WP pin also be externally

connected to VCC whenever possible.

When the QE bit in Status Register 2 is set, enabling quad mode (Output or I/O), the

WP pin becomes bidirectional and functions as the IO2 pin used to transmit address

and/or data, depending on the transfer mode.

Low

Input/

Output

AT25FF321A Datasheet(PDF) 13 Page - Dialog Semiconductor

AT25FF321A Datasheet(HTML) 13 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL