MPC8533EVJALGA datasheet(36/112 Pages) NXP

36 / 112 page

MPC8533E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

Enhanced Three-Speed Ethernet (eTSEC), MII Management

8.5.5.2

RMII Receive AC Timing Specifications

Table 34 shows the RMII receive AC timing specifications.

Figure 20 provides the AC test load for eTSEC.

Figure 20. eTSEC AC Test Load

Figure 21 shows the RMII receive AC timing diagram.

Figure 21. RMII Receive AC Timing Diagram

Table 34. RMII Receive AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V ± 5%.or 2.5 V ± 5%.

Parameter/Condition

Symbol1

Min

Typ

Max

Unit

Notes

REF_CLK clock period

tRMR

15.0

20.0

25.0

—

REF_CLK duty cycle

tRMRH

—

REF_CLK peak-to-peak jitter

tRMRJ

——

250

—

Rise time REF_CLK (20%–80%)

tRMRR

1.0

—

2.0

—

Fall time REF_CLK (80%–20%)

tRMRF

1.0

—

2.0

—

RXD[1:0], CRS_DV, RX_ER setup time to

REF_CLK rising edge

tRMRDV

4.0

—

RXD[1:0], CRS_DV, RX_ER hold time to

REF_CLK

rising edge

tRMRDX

2.0

—

Note:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII receive

timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference (K)

going to the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with respect to the time data input

signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state or hold time. Note that, in general,

the clock reference symbol representation is based on three letters representing the clock of a particular functional. For

example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used

with the appropriate letter: R (rise) or F (fall).

Output

Z0 = 50 Ω

LVDD/2

RL = 50 Ω

REF_CLK

RXD[1:0]

tRMRDX

tRMR

tRMRH

tRMRR

tRMRF

CRS_DV

RX_ER

tRMRDV

Valid Data

MPC8533EVJALGA Datasheet(PDF) 36 Page - NXP Semiconductors

MPC8533EVJALGA Datasheet(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL