L9788 datasheet(212/264 Pages) STMICROELECTRONICS

212 / 264 page

Micro second channel (MSC) interface

L9788

212/264

DS12308 Rev 4

18.5.19

CONFIG-REG 20

[7] PDRV_O2H_DLY

Selection of delay time for switching from low to high current in predriver on/off transitions in

o2h configuration.

0: 150µs selected (default)

1: 300µs selected

[6] LIN_TX_DOM_ERR_CFG

LIN Tx enable after dominant error timeout:

0: re-enable as soon as Tx become recessive (default)

1: wait for error flag read

[5] CAN_TDI

CAN transmission depends on WDA:

0: WDA does not affect CAN (default)

1: disable transmission if WDA_INT active

[4] CAN_LOOP_EN

CAN looping mode enable:

0: disable (default)

1: enable

[3] KEY_OC_RETRY_MAX_EN

Enable a maximum number of retry after OVC, when wake up by key:

CONFIG-

REG 20

1 1 1 1 1 0

BIST_

FIN_

WAK

WAKE_

UP_TIM

ER_EN

_SEL

KEY_OC

_RETRY

_MAX_E

CAN_LO

OP_EN

CAN_T

LIN_TX_

DOM_E

RR_CFG

PDRV_O

2H_DLY

DEFAULT

RESET SOURCE

D0:D1; D4:D7

v3v3a_ov, v3v3a_uv, v3v3d_ov, v3v3d_uv, vdd5_uv, vddio_uv, sw_reset,

after_run_reset, RSTN_IN

D2:D3

the read bits are from satellite logic on VB_STBY and are not affected by reset

matrix

ACTIVATION

D0 bit active as pulse

D1:D7 bits active as level

CONTROL ACCESS

D0:D3 not locked bits

D4:D7 locked bits

L9788 Datasheet(PDF) 212 Page - STMicroelectronics

L9788 Datasheet(HTML) 212 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL