Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC8540 Datasheet(PDF) 282 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 282 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 278Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 279Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 280Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 281Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 282Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 283Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 284Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 285Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 286Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 282 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
6-32
Freescale Semiconductor
Core Register Summary
6.11.3 L1 Cache Configuration Register 0 (L1CFG0)
54
ICLO Instruction cache lock overflow. Sticky bit set by hardware and cleared by writing 0 to this bit location.
0 Indicates a lock overflow condition was not encountered in the instruction cache
1 Indicates a lock overflow condition was encountered in the instruction cache
55
ICLF
R
Instruction cache lock bits flash reset. Writing 0 and then 1 flash clears the lock bit of all entries in the
instruction cache; clearing occurs independently from the value of the enable bit (ICE). ICLFR is always read
as 0.
56–61
—
Reserved, should be cleared.
62
ICFI
Instruction cache flash invalidate. Written to 0 and then 1 to flash clear the valid bit of all entries in the
instruction cache; operates independently from the value of the enable bit (ICE). ICI is always read as 0.
63
ICE
Instruction cache enable
0 The instruction cache is neither accessed or updated.
1 Enables instruction cache operation
32
33
34
38
39
40
41
42
43
44
45
49 50
52
53
55
56
63
Field CARCH
—
CBSIZE CREPL CLA CPA
—
CNWAY
—
CSIZE
Reset
00
00_000
00
01
1
1
000_00
11_1
000
0010_0000
R/W
Read only
SPR
SPR 515
Figure 6-35. L1 Cache Configuration Register 0 (L1CFG0)
Table 6-20. L1CFG0 Field Descriptions
Bits
Name
Description
32–33
CARCH
Cache architecture
00 Harvard
01 Unified
34–38
—
Reserved, should be cleared.
39–40
CBSIZE
Cache line size
0 32 bytes
1 64 bytes
41–42
CREPL
Cache replacement policy
0 True LRU
1 Pseudo LRU
43
CLA
Cache locking APU available
0 Unavailable
1Available
Table 6-19. L1CSR1 Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com