TPS36 datasheet(5/33 Pages) TI

5 / 33 page

Table 6-1. Pin Functions

NAME

PIN NUMBER

I/O

DESCRIPTION

PINOUT

CRST

—

Programmable WDO assert time pin. Connect a capacitor between

this pin and GND to program the WDO assert time period. See

Section 8.3.3 for more details.

CWD

—

Programmable watchdog timeout input. Watchdog timeout is set by

connecting a capacitor between this pin and ground. See Section

8.3.1.1 for more details.

GND

—

Ground pin

—

Manual reset pin. A logic low on this pin asserts the WDO output.

See Section 8.3.2 for more details.

WDO

Watchdog output. Connect WDO to VDD using pull up resistance

when using open drain output. WDO is asserted when a watchdog

error occurs or MR pin is driven LOW. See Section 8.3.3 for more

details.

SET0

—

Logic input. SET0, SET1, and WD-EN pins select the watchdog timer

scaling and enable-disable the watchdog; see Section 8.3.1.4 for

more details.

SET1

—

Logic input. SET0, SET1, and WD-EN pins select the watchdog timer

scaling and enable-disable the watchdog; see Section 8.3.1.4 for

more details.

VDD

Supply voltage pin. For noisy systems, connecting a 0.1-µF bypass

capacitor is recommended.

WD-EN

—

Logic input. Logic high input enables the watchdog monitoring

feature. See Section 8.3.1.2 for more details.

WDI

Watchdog input. A falling transition (edge) must occur at this pin

before the timeout expires in order for WDO to not assert. See

Section 8.3.1 for more details.

www.ti.com

TPS3435

SNVSCF7 – DECEMBER 2022

Submit Document Feedback

Product Folder Links: TPS3435

TPS36 Datasheet(PDF) 5 Page - Texas Instruments

TPS36 Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL