Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3422 Datasheet(PDF) 220 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus series Fast Turbo 8032 MCU with USB and programmable logic
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 220 Page - STMicroelectronics

Back Button UPSD3422_V01 Datasheet HTML 216Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 217Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 218Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 219Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 220Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 221Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 222Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 223Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 224Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 300 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
PSD module
UPSD3422, UPSD3433, UPSD3434, UPSD3454
220/300
Note:
The 8032 data bus, D0 - D7, does not route directly to PLD inputs. Instead, the 8032 data
bus has indirect access to the GPLD (not the DPLD) when the 8032 reads and writes the
OMC and IMC registers within csiop address space.
28.5.26
Turbo bit and PLDs
The PLDs can minimize power consumption by going to standby after ALL the PLD inputs
remain unchanged for an extended time (about 70ns). When the Turbo Bit is set to logic one
(Bit 3 of the csiop PMMR0 register), Turbo mode is turned off and then this automatic
standby mode is achieved. Turning off Turbo mode increases propagation delays while
reducing power consumption. The default state of the Turbo Bit is logic zero, meaning Turbo
mode is on. Additionally, four bits are available in the csiop PMMR0 and PMMR2 registers to
block the 8032 bus control signals (RD, WR, PSEN, ALE) from entering the PLDs. This
reduces power consumption and can be used only when these 8032 control signals are not
used in PLD logic equations. See Section 28.5.52: Power management on page 248.
Table 167.
DPLD and GPLD inputs
Input source
Input name
Number of
signals
8032 address bus
A0-A15
16
8032 bus control signals
PSEN, RD, WR, ALE
4
Reset from MCU module
RESET
1
Power-Down from Auto-Power Down counter
PDN
1
PortA input macrocells
(80-pin devices only)
PA0-PA7
8
PortB input macrocells
PB0-PB7
8
PortC input macrocells
PC2, PC3, PC4, PC7
4
Port D inputs
(52-pin devices have only PD1)
PD1, PD2
2
Page register
PGR0-PGR7
8
Macrocell OMC bank AB Feedback
MCELLAB
FB0-7
8
Macrocell OMC bank BC Feedback
MCELLBC
FB0-7
8
Flash memory status bit
Ready/Busy
1
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com