UPSD3422_V01 datasheet(217/300 Pages) STMICROELECTRONICS

217 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

PSD module

217/300

The Erase Time-out Flag Bit (DQ3) reflects the time-out period allowed between two

consecutive sector erase instruction sequence bytes. If multiple sector erase commands are

desired, the additional sector erase commands (30h) must be sent by the 8032 to another

sector within 80µs after the previous sector erase command. DQ3 is 0 before this time

period has expired, indicating it is OK to issue additional sector erase commands. DQ3 will

go to logic ’1’ if the time has been longer than 80µs since the previous sector erase

command (time has expired), indicating that is not OK to send another sector erase

command. In this case, the 8032 must start a new sector erase instruction sequence (unlock

and command), beginning again after the current sector erase operation has completed.

During a Sector Erase operation, the memory status may be checked by reading the Error

Flag Bit (DQ5), the Toggle Flag Bit (DQ6), and the Data Polling Flag Bit (DQ7), as detailed in

Section 28.5.5: Reading the erase/program status bits on page 210.

During a Sector Erase operation, a Flash memory accepts only Reset Flash and Suspend

Sector Erase instruction sequences. Erasure of one Flash memory sector may be

suspended, in order to read data from another Flash memory sector, and then resumed.

The address provided with the initial Flash Sector Erase command sequence (Table 163 on

page 209) must select the first desired sector (FSx or CSBOOTx) to erase. Subsequent

sector erase commands that are appended within the time-out period must be addressed to

other desired segments within the same Flash memory array.

28.5.18

Suspend sector erase

When a Sector Erase operation is in progress, the Suspend Sector Erase instruction

sequence can be used to suspend the operation by writing B0h to any valid address within

the Flash array that currently is undergoing an erase operation. This allows reading of data

from a different Flash memory sector within the same array after the Erase operation has

been suspended. Suspend Sector Erase is accepted only during an Erase operation.

There is up to 15µs delay after the Suspend Sector Erase command is accepted and the

array goes to Read Array mode. The 8032 will monitor the Toggle Flag Bit (DQ6) to

determine when the erase operation has halted and Read Array mode is active.

If a Suspend Sector Erase instruction sequence was executed, the following rules apply:

●

Attempting to read from a Flash memory sector that was being erased outputs invalid

data.

●

Reading from a Flash memory sector that was not being erased is valid.

●

The Flash memory cannot be programmed, and only responds to Resume Sector

Erase and Reset Flash instruction sequences.

●

If a Reset Flash instruction sequence is received, data in the Flash memory sector that

was being erased is invalid.

28.5.19

Resume sector erase

If a Suspend Sector Erase instruction sequence was previously executed, the erase cycle

may be resumed with this instruction sequence. The Resume Sector Erase instruction

sequence consists of writing the command 30h to any valid address within the Flash array

that was suspended as shown in Table 163 on page 209.

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 Datasheet(PDF) 217 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 217 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL