Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

STM32H7B0AB Datasheet(PDF) 126 Page - STMicroelectronics

Part # STM32H7B0AB
Description  32-bit Arm® Cortex®-M7 280 MHz MCUs, 128-Kbyte Flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7B0AB Datasheet(HTML) 126 Page - STMicroelectronics

Back Button STM32H7B0AB Datasheet HTML 122Page - STMicroelectronics STM32H7B0AB Datasheet HTML 123Page - STMicroelectronics STM32H7B0AB Datasheet HTML 124Page - STMicroelectronics STM32H7B0AB Datasheet HTML 125Page - STMicroelectronics STM32H7B0AB Datasheet HTML 126Page - STMicroelectronics STM32H7B0AB Datasheet HTML 127Page - STMicroelectronics STM32H7B0AB Datasheet HTML 128Page - STMicroelectronics STM32H7B0AB Datasheet HTML 129Page - STMicroelectronics STM32H7B0AB Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 205 page
background image
Symbol
Parameter
Conditions
Min(1)
Typ(1)
Max(1)(2)
Unit
thr(OUT)
thf(OUT)
Data output hold time
DHQC = 1, PRESCALER[7:0]=1,2...
t(CLK)/4
ns
-
-
1. Guaranteed by characterization results, unless otherwise specified.
2. At VOS1, these values are degraded by up to 5 %.
3. The maximum frequency values are given for a maximum RWDS to DQ skew ≤ ±1.0 ns.
4. DHQC must be set to reach the mentioned frequency.
5. Guaranteed by design.
6. Using PC2, PC3, PI11, PF0 or PF1 I/Os limits the maximum clock frequency.
7. Delay block bypassed.
8. Using PC2, PC3, PI11, PF0 or PF1 I/O in the data bus adds 3.5 ns to this timing value.
Figure 41. OctoSPI timing diagram - DTR mode
Data output
D0
D2
D4
Clock
Data input
D0
D2
D4
t(CLK)
tw(CLKH)
tw(CLKL)
tr(CLK)
tf(CLK)
tsf(IN) thf(IN)
tvf(OUT)
thr(OUT)
D1
D3
D5
D1
D3
D5
tvr(OUT)
thf(OUT)
tsr(IN)thr(IN)
Figure 42. OctoSPI Hyperbus clock
CLK
t(NCLK)
tw(NCLKL)
tw(NCLKH)
tf(NCLK)
tr(NCLK)
tr(CLK)
tw(CLKH)
tw(CLKL)
t(CLK)
tf(CLK)
NCLK
VOD(CLK)
Figure 43. OctoSPI Hyperbus read
NCS
tACC= Initial access
Latency count
Command address
47:40 39:32 31:24
23:16
15:8
7:0
Dn
A
Dn
B
Dn+1
A
Dn+1
B
Host drives DQ[7:0] and the memory drives RWDS.
CLK, NCLK
RWDS
DQ[7:0]
Memory drives DQ[7:0] and RWDS.
tw(CS)
tv(RWDS)
tv(CLK)
tv(DS)
tv(DQ)
th(CLK)
th(DS)
tv(OUT)
th(OUT)
th(DQ)
ts(DQ)
STM32H7B0xB
Operating conditions
DS13196 - Rev 7
page 126/205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com