STM32H7B0AB datasheet(124/205 Pages) STMICROELECTRONICS

124 / 205 page

6.3.19

Octo-SPI interface characteristics

Unless otherwise specified, the parameters given in Table 88. OCTOSPI characteristics in SDR mode and

Table 89. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus for the OCTOSPI interface

are derived from tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage

summarized in Table 20. General operating conditions, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Measurement points are done at CMOS levels: 0.5VDD

•

I/O compensation cell activated.

•

HSLV activated when VDD ≤ 2.7 V

•

VOS level set to VOS0

Note:

At VOS1, the performance can be degraded by up to 5 % compared to VOS0. This is indicated by a footnote

when applicable.

Refer to Section 6.3.16 I/O port characteristics for more details on the input/output alternate function

characteristics.

Table 88. OCTOSPI characteristics in SDR mode

Delay block bypassed.

Symbol

Parameter

Conditions

Min(1)(2)

Typ(1)(2)

Max(1)(2)(3)

Unit

F(CLK)

OCTOSPI clock

frequency

1.62 V < VDD < 3.6 V, VOS0,

CLOAD = 15 pF

MHz

1.62 V < VDD < 3.6 V, VOS0,

CLOAD = 20 pF

2.7 V < VDD < 3.6 V, VOS0,

CLOAD = 20 pF

140

tw(CLKH)

OCTOSPI clock high

and low time

PRESCALER[7:0] = n = 0,1,3,5

t(CLK)/2

t(CLK)/2+1

tw(CLKL)

t(CLK)/2−1

t(CLK)/2

tw(CLKH)

OCTOSPI clock high

and low time

PRESCALER[7:0] = n = 2,4,6,8

(n/2)*t(CLK)/

(n+1)

(n/2)*t(CLK)/

(n+1)+1

tw(CLKL)

(n/2+1)*t(CLK)/

(n+1) −1

(n/2+1)*t(CLK)/

(n+1)

ts(IN)(4)

Data input setup time

2.7 V < VDD < 3.6 V

1.62 V < VDD < 3.6 V

th(IN)(4)

Data input hold time

2.7 V < VDD < 3.6 V

4.5

1.62 V < VDD < 3.6 V

tv(OUT)

Data output valid time

1.5(4)

th(OUT)

Data output hold time

1. All values apply to Octal and Quad-SPI mode.

2. Guaranteed by characterization results.

3. At VOS1, these values are degraded by up to 5 %.

4. Using PC2, PC3, PI11, PF0 or PF1 I/O in the data bus adds 3.5 ns to this timing value.

STM32H7B0xB

Operating conditions

DS13196 - Rev 7

page 124/205

STM32H7B0AB Datasheet(PDF) 124 Page - STMicroelectronics

STM32H7B0AB Datasheet(HTML) 124 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL