Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DA9066 Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # DA9066
Description  System PMIC for Dual/Quad-Core Processors
PDF  257 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA9066 Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button DA9066 Datasheet HTML 2Page - Renesas Technology Corp DA9066 Datasheet HTML 3Page - Renesas Technology Corp DA9066 Datasheet HTML 4Page - Renesas Technology Corp DA9066 Datasheet HTML 5Page - Renesas Technology Corp DA9066 Datasheet HTML 6Page - Renesas Technology Corp DA9066 Datasheet HTML 7Page - Renesas Technology Corp DA9066 Datasheet HTML 8Page - Renesas Technology Corp DA9066 Datasheet HTML 9Page - Renesas Technology Corp DA9066 Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 257 page
background image
DA9066
System PMIC for Dual/Quad-Core Processors
Datasheet
Revision 2.1
21-Feb-2022
CFR0011-120-00
6 of 256
© 2022 Renesas Electronics
12.3.1
Variable High-Pass Audio Filter (DC Cut) ......................................................... 114
12.3.2
Variable High-Pass Filter (Wind Noise Filtering) ............................................... 115
12.3.3
ADC and DAC 5-Band Equalizers ..................................................................... 115
12.3.4
Automatic Level Control (ALC) .......................................................................... 121
12.3.5
Soft Mute ........................................................................................................... 123
12.3.6
Playback Noise Gate ......................................................................................... 123
12.4 Clock Generation .............................................................................................................. 124
12.4.1
MCLK Input........................................................................................................ 124
12.4.2
Audio Reference Oscillator................................................................................ 124
12.4.3
Phase Locked Loop (PLL) ................................................................................. 124
12.4.4
Clock Modes ...................................................................................................... 124
12.4.4.1
Bypass PLL Mode (AIF Master) .................................................... 125
12.4.4.2
Normal PLL Mode (AIF Master)..................................................... 126
12.4.4.3
SRM Mode (AIF Slave).................................................................. 127
12.4.4.4
Operating with a 2 MHz to 5 MHz MCLK ...................................... 127
12.4.5
Music Mode ....................................................................................................... 128
12.4.6
ADC Voice Mode ............................................................................................... 128
12.4.7
DAC Voice Mode ............................................................................................... 128
12.4.8
Cut-Off Frequency in Voice Mode ..................................................................... 128
12.4.9
Digital Routing ................................................................................................... 129
12.5 Digital Interfaces ............................................................................................................... 130
12.5.1
I2C Control Interface (CIF) ................................................................................. 130
12.5.1.1
I2C Control Interface Protocol ........................................................ 131
12.5.2
Digital Audio Interface........................................................................................ 133
12.5.2.1
I2S Mode ........................................................................................ 133
12.5.2.2
Left Justified Mode......................................................................... 134
12.5.2.3
Right Justified Mode ...................................................................... 134
12.5.2.4
DSP Mode ..................................................................................... 134
12.5.2.5
TDM Mode ..................................................................................... 135
12.5.2.6
AIF Clocking .................................................................................. 135
12.6 Power Supplies ................................................................................................................. 136
12.7 Reference Generation....................................................................................................... 136
12.7.1
Audio References .............................................................................................. 136
13 Audio Register Map................................................................................................................... 137
14 Package Information ................................................................................................................. 143
14.1 Package Outline................................................................................................................ 143
15 Ordering Information ................................................................................................................ 144
Appendix A PMIC Register Descriptions ...................................................................................... 145
A.1
Status / Config................................................................................................................... 145
A.2
GPIO ................................................................................................................................. 155
A.3
Sequencer......................................................................................................................... 157
A.4
Supplies ............................................................................................................................ 164
A.5
Mode Control..................................................................................................................... 184
A.6
Control............................................................................................................................... 200
A.7
ADC................................................................................................................................... 206
A.8
RTC ................................................................................................................................... 213



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com