Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TL16C752BTPTREP Datasheet(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
Part # TL16C752BTPTREP
Description  3.3-V DUAL UART WITH 64-BYTE FIFO
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TL16C752BTPTREP Datasheet(HTML) 12 Page - Texas Instruments

Back Button TL16C752BTPTREP Datasheet HTML 8Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 9Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 10Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 11Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 12Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 13Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 14Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 15Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 35 page
background image
TL16C752B-EP
3.3-V DUAL UART WITH 64-BYTE FIFO
SGLS153 – FEBRUARY 2003
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
functional description (continued)
block DMA transfers (DMA mode 1)
Transmitter: TXRDY is active when there is a trigger level number of spaces available. It becomes inactive when
the FIFO is full.
Receiver: RXRDY becomes active when the trigger level has been reached or when a timeout interrupt occurs.
It goes inactive when the FIFO is empty or an error in the RX FIFO is flagged by LSR(7)
Figure 8 shows TXRDY and RXRDY in DMA mode 1.
TXRDY
wrptr
TXRDY
wrptr
FIFO Full
TX
FIFO Empty
RXRDY
rdptr
RXRDY
rdptr
At Least One
Location Filled
RX
Trigger
Level
Trigger
Level
Figure 8. TXRDY and RXRDY in DMA Mode 1
sleep mode
Sleep mode is an enhanced feature of the TL16C752B-EP UART. It is enabled when EFR[4], the enhanced
functions bit, is set AND when IER[4] is set. Sleep mode is entered when:
–
The serial data input line, RX, is idle (see break and time-out conditions).
–
The TX FIFO and TX shift register are empty.
–
There are no interrupts pending except THR and time-out interrupts.
NOTE:
Sleep mode is not entered if there is data in the RX FIFO.
In sleep mode the UART clock and baud rate clock are stopped. Since most registers are clocked using these
clocks, the power consumption is greatly reduced. The UART wakes up when any change is detected on the
RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.
NOTE:
Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be done during sleep
mode. Therefore it is advisable to disable sleep mode using IER[4] before writing to DLL or DLH.
break and timeout conditions
An RX idle condition is detected when the receiver line, RX, has been high for a time equivalent to (4X
programmed word length)+12 bits. The receiver line is sampled midway through each bit.
When a break condition occurs the TX line is pulled low. A break condition is activated by setting LCR[6].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com