Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56307/D Datasheet(PDF) 31 Page - NXP Semiconductors

Part # DSP56307/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56307/D Datasheet(HTML) 31 Page - NXP Semiconductors

Back Button DSP56307/D Datasheet HTML 27Page - NXP Semiconductors DSP56307/D Datasheet HTML 28Page - NXP Semiconductors DSP56307/D Datasheet HTML 29Page - NXP Semiconductors DSP56307/D Datasheet HTML 30Page - NXP Semiconductors DSP56307/D Datasheet HTML 31Page - NXP Semiconductors DSP56307/D Datasheet HTML 32Page - NXP Semiconductors DSP56307/D Datasheet HTML 33Page - NXP Semiconductors DSP56307/D Datasheet HTML 34Page - NXP Semiconductors DSP56307/D Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 156 page
background image
Signals/Connections
SCI
MOTOROLA
DSP56307 Technical Data
1-25
SCI
The SCI provides a full duplex port for serial communication to other DSPs,
microprocessors, or peripherals such as modems.
SRD1
PD4
Input/
Output
Input or
Output
Input
Serial Receive Data
ÑSRD1 receives serial data
and transfers the data to the ESSI receive shift
register. SRD1 is an input when data is being
received.
Port D 4
ÑThe default configuration following
reset is GPIO input PD4. When configured as
PD4, signal direction is controlled through
PRR1. The signal can be configured as an ESSI
signal SRD1 through PCR1.
Note:
This signal has a weak keeper to maintain the last
state even if all drivers are tri-stated.
STD1
PD5
Input/
Output
Input or
Output
Input
Serial Transmit Data
ÑSTD1 is used for
transmitting data from the serial transmit shift
register. STD1 is an output when data is being
transmitted.
Port D 5
ÑThe default configuration following
reset is GPIO input PD5. When configured as
PD5, signal direction is controlled through
PRR1. The signal can be configured as an ESSI
signal STD1 through PCR1.
Note:
This signal has a weak keeper to maintain the last
state even if all drivers are tri-stated.
Table 1-12
Enhanced Serial Synchronous Interface 1 (Continued)
Signal Name
Type
State During
Reset
Signal Description
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Not Recommended for New Design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com