Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56307/D Datasheet(PDF) 97 Page - NXP Semiconductors

Part # DSP56307/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56307/D Datasheet(HTML) 97 Page - NXP Semiconductors

Back Button DSP56307/D Datasheet HTML 93Page - NXP Semiconductors DSP56307/D Datasheet HTML 94Page - NXP Semiconductors DSP56307/D Datasheet HTML 95Page - NXP Semiconductors DSP56307/D Datasheet HTML 96Page - NXP Semiconductors DSP56307/D Datasheet HTML 97Page - NXP Semiconductors DSP56307/D Datasheet HTML 98Page - NXP Semiconductors DSP56307/D Datasheet HTML 99Page - NXP Semiconductors DSP56307/D Datasheet HTML 100Page - NXP Semiconductors DSP56307/D Datasheet HTML 101Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 156 page
background image
Specifications
SCI Timing
MOTOROLA
DSP56307 Technical Data
2-61
SCI TIMING
Table 2-20
SCI Timing
No.
Characteristics1
Symbol
Expression
100 MHz
Unit
Min Max
400 Synchronous clock cycle
tSCC
2
8
× T
C
80.0
Ñ
ns
401 Clock low period
Ñ
tSCC/2 − 10.0
30.0
Ñ
ns
402 Clock high period
Ñ
tSCC/2 − 10.0
30.0
Ñ
ns
403 Output data setup to clock falling
edge (internal clock)
ÑtSCC/4 + 0.5 × TC −17.0
8.0
Ñ
ns
404 Output data hold after clock
rising edge (internal clock)
ÑtSCC/4 − 0.5 × TC
15.0
Ñ
ns
405 Input data setup time before
clock rising edge (internal clock)
ÑtSCC/4 + 0.5 × TC + 25.0 50.0
Ñ
ns
406 Input data not valid before clock
rising edge (internal clock)
ÑtSCC/4 + 0.5 × TC − 5.5
Ñ
19.5
ns
407 Clock falling edge to output data
valid (external clock)
Ñ
Ñ
Ñ
32.0
ns
408 Output data hold after clock
rising edge (external clock)
ÑTC + 8.0
18.0
Ñ
ns
409 Input data setup time before
clock rising edge (external clock)
Ñ
Ñ
0.0
Ñ
ns
410 Input data hold time after clock
rising edge (external clock)
Ñ
Ñ
9.0
Ñ
ns
411 Asynchronous clock cycle
tACC
3
64
× T
C
640.0
Ñ
ns
412 Clock low period
Ñ
tACC/2 − 10.0
310.0
Ñ
ns
413 Clock high period
Ñ
tACC/2 − 10.0
310.0
Ñ
ns
414 Output data setup to clock rising
edge (internal clock)
ÑtACC/2 − 30.0
290.0
Ñ
ns
415 Output data hold after clock
rising edge (internal clock)
ÑtACC/2 − 30.0
290.0
Ñ
ns
Notes:
1.
VCCQL = 2.5 V ± 0.25 V; TJ = −40ûC to +100 ûC, CL = 50 pF
2.
tSCC = synchronous clock cycle time (For internal clock, tSCC is determined by the SCI
clock control register and TC.)
3.
tACC = asynchronous clock cycle time; value given for 1x Clock mode (For internal clock,
tACC is determined by the SCI clock control register and TC.)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Not Recommended for New Design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com