| Electronic Components Datasheet Search |
|
DSP56307/D Datasheet(PDF) 43 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
DSP56307/D Datasheet(HTML) 43 Page - NXP Semiconductors |
|
43 / 156 page ![]() Specifications External Clock Operation MOTOROLA DSP56307 Technical Data 2-7 Figure 2-2 External Clock Timing Table 2-5 Clock Operation No. Characteristics Symbol 100 MHz Min Max 1 Frequency of EXTAL (EXTAL pin frequency) The rise and fall time of this external clock should be 3 ns maximum. Ef 0 100.0 2 EXTAL input high1, 2 ¥ With PLL disabled (46.7%Ð53.3% duty cycle3) ¥ With PLL enabled (42.5%Ð57.5% duty cycle3) ETH 4.67 ns 4.25 ns ∞ 157.0 µs 3 EXTAL input low1, 2 ¥ With PLL disabled (46.7%Ð53.3% duty cycle3) ¥ With PLL enabled (42.5%Ð57.5% duty cycle3) ETL 4.67 ns 4.25 ns ∞ 157.0 µs 4 EXTAL cycle time2 ¥ With PLL disabled ¥ With PLL enabled ETC 10.00 ns 10.00 ns ∞ 273.1 µs 5 CLKOUT change from EXTAL fall with PLL disabled Ñ 4.3 ns 11.0 ns EXTAL VILC VIHC Midpoint Note: The midpoint is 0.5 (VIHC + VILC). ETH ETL ETC CLKOUT With PLL Disabled CLKOUT With PLL Enabled 7 5 7 6b 5 3 4 2 AA0459 6a Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com Not Recommended for New Design |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |