UPD75P218KB datasheet(22/38 Pages) RENESAS

22 / 38 page

µPD75P218

Conditions

Main system

clock

Subsystem

clock

VDD = 4.5 to 6.0 V

Parameter

Note 1

CPU clock cycle time

(minimum instruction execu-

tion time = 1 machine cycle)

TI0 input frequency

TI0 input low- and high-level

width

SCK cycle time

SCK low- and high-level width

SI setup time (to SCK

↑)

SI hold time (from SCK

↑)

SCK

↓ → SO output delay

time

Interrupt inputs

low- and high-level width

RESET low-level width

AC Characteristics (Ta = –40 to +70 ˚C, V DD = 2.7 to 6.0 V)

MAX.

125

0.6

165

300

1000

Unit

µs

MHz

kHz

µs

TYP.

122

MIN.

0.67

2.6

114

0.83

0.8

0.95

3.2

3.8

0.4

tKCY/2–50

1.6

tKCY/2–150

100

400

Note 2

2tCY

Symbol

tCY

fTI

tTIH,

tTIL

tKCY

tKH,

tKL

tSIK

tKSI

tKSO

tINTH,

tINTL

tRSL

VDD = 4.5 to 6.0 V

Input

Output

Input

Output

Input

Output

Input

Output

INT0

INT1

INT2,4

UPD75P218KB Datasheet(PDF) 22 Page - Renesas Technology Corp

UPD75P218KB Datasheet(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL