Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8753LGEFL/V Datasheet(PDF) 55 Page - Wolfson Microelectronics plc

Part # WM8753LGEFL/V
Description  Hi-Fi and Telephony Dual CODEC
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8753LGEFL/V Datasheet(HTML) 55 Page - Wolfson Microelectronics plc

Back Button WM8753LGEFL/V Datasheet HTML 51Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 52Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 53Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 54Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 55Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 56Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 57Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 58Page - Wolfson Microelectronics plc WM8753LGEFL/V Datasheet HTML 59Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 92 page
background image
WM8753L
Pre-Production
w
PP Rev 3.4 November 2005
55
LEFT CHANNEL
RIGHT CHANNEL
LRC /
VXFS
BCLK /
VXCLK
DACDAT /
ADCDAT /
VXDIN /
VXDOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 19 Right Justified Audio Interface (assuming n-bit word length)
In I
2S mode, the MSB is available on the second rising edge of BCLK following a LRC transition. The
other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency
and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of
the next.
LEFT CHANNEL
RIGHT CHANNEL
LRC /
VXFS
BCLK /
VXCLK
DACDAT /
ADCDAT /
VXDIN /
VXDOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
1 BCLK
1 BCLK
Figure 20 I
2S Justified Audio Interface (assuming n-bit word length)
DSP MODE
In DSP/PCM mode, the left channel MSB is available on either the 1
st (mode B) or 2nd (mode A) rising
edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately
follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be
unused BCLK cycles between the LSB of the right channel data and the next sample.
In device master mode, the LRC output will resemble the frame pulse shown in Figure 21 and Figure
22. In device slave mode, Figure 23 and Figure 24, it is possible to use any length of frame pulse less
than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before
the rising edge of the next frame pulse.
Figure 21 DSP/PCM Mode Audio Interface (mode A, LRP=0, Master)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com