T89C51RC2-3CSIM datasheet(9/117 Pages) ATMEL

9 / 117 page

T89C51RB2/RC2

4105D–8051–10/06

Oscillator

In order to optimize the power consumption and execution time needed for a specific

task, an internal, prescaler feature has been implemented between oscillator and the

CPU and peripherals.

Registers

Table 4. CKRL Register

CKRL – Clock Reload Register (97h)

Reset Value = 1111 1111b

Not bit addressable

Table 5. PCON Register

PCON – Power Control Register (87h)

Reset Value = 00X1 0000b Not bit addressable

765

---

Bit Number

Mnemonic

Description

7:0

CKRL

Clock Reload Register:

Prescaler value

SMOD1

SMOD0

POF

GF1

GF0

IDL

Bit Number

Bit Mnemonic

Description

7SMOD1

Serial port Mode bit 1

Set to select double baud rate in mode 1, 2 or 3.

6SMOD0

Serial port Mode bit 0

Cleared to select SM0 bit in SCON register.

Set to select FE bit in SCON register.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

4POF

Power-Off Flag

Cleared to recognize next reset type.

Set by hardware when VCC rises from 0 to its nominal voltage. Can

also be set by software.

3GF1

General Purpose Flag

Cleared by software for general purpose usage.

Set by software for general purpose usage.

2GF0

General Purpose Flag

Cleared by software for general purpose usage.

Set by software for general purpose usage.

1PD

Power-Down mode bit

Cleared by hardware when reset occurs.

Set to enter power-down mode.

0IDL

Idle mode bit

Cleared by hardware when interrupt or reset occurs.

Set to enter idle mode.

T89C51RC2-3CSIM Datasheet(PDF) 9 Page - ATMEL Corporation

T89C51RC2-3CSIM Datasheet(HTML) 9 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL