PCM3060PWR datasheet(22/45 Pages) BURR-BROWN

22 / 45 page

www.ti.com

SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

Within2/f

(DACDLY3)

(22/f )

Normal

COM

(0.5V

)

Undefined

Data

Normal

Synchronous

Asynchronous

Synchronous

DACV

X+/–

OUT

StateofSynchronization

Normal

Zero

Normal

ADCDOUT

Undefined

Data

T0020-08

(ADCDLY3)

(32/f )

PCM3060

SLAS533 – MARCH 2007

As the PCM3060 operates under the system clock (SCKI1/2) and the audio sampling clock (LRCK1/2), SCKI1/2

and LRCK1/2 must have a specific relationship in slave mode. The PCM3060 does not need a specific phase

relationship between audio the interface clocks (LRCK1/2, BCK1/2) and system clock (SCKI1/2), but does

require a frequency synchronization of LRCK1/2, BCK1/2, and SCKI1/2.

If the relationship between SCKI2 and LRCK2 changes more than

±6 BCK2s (BCK2 = 64 f

S) or ±5 BCK2s

(BCK2 = 48 fS) due to jitter or frequency change, etc., internal operation of DAC halts within 2/fS, and analog

output is forced to VCOM (0.5VCC) until resynchronization of SCKI2 to LRCK2 and BCK2 is completed and then

tDACDLY3 passes by.

If the relationship between SCKI1 and LRCK1 changes more than

±6 BCK1s (BCK1 = 64 f

S) or ±5 BCK1s

(BCK1 = 48 fS) due to jitter, frequency change, etc., internal operation of ADC halts within 2/fS, and digital output

is forced into ZERO code until resynchronization of SCKI1 to LRCK1 and BCK1 is completed and then tADCDLY3

passes by.

In case of changes less than

±5 BCK1/2s (BCK1/2 = 64) or ±4 BCK1/2s (BCK1/2 = 48), resynchronization does

not occur, and previously described analog/digital output control and discontinuity do not occur.

Figure 27 illustrates the DAC analog output and ADC digital output for loss of synchronization.

During undefined data, it may generate some noise in audio signal. Also, the transition of normal to undefined

data and undefined or zero data to normal creates a discontinuity in the data on the analog and digital outputs,

which may generate some noise in the audio signal.

The ADC output, DOUT and DAC outputs, and VOUTX hold the previous state if the system clock halts.

Figure 27. DAC Output and ADC Output for Loss of Synchronization

Submit Documentation Feedback

PCM3060PWR Datasheet(PDF) 22 Page - Burr-Brown (TI)

PCM3060PWR Datasheet(HTML) 22 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL