| Electronic Components Datasheet Search |
|
PCM3060PWR Datasheet(PDF) 8 Page - Burr-Brown (TI) |
|
|
|
|||||||||||||||||||||||||||||
PCM3060PWR Datasheet(HTML) 8 Page - Burr-Brown (TI) |
|
8 / 45 page ![]() www.ti.com PCM3060 SLAS533 – MARCH 2007 Table 1. TERMINAL FUNCTIONS TERMINAL I/O DESCRIPTION NAME PIN AGND1 23 – ADC analog ground AGND2 22 – DAC analog ground BCK1 5 I/O(1) Audio data bit clock input/output for ADC BCK2 10 I/O(1) Audio data bit clock input/output for DAC DGND 8 – Digital ground DIN 12 I(2) Audio data digital input for DAC DOUT 3 O Audio data digital output for ADC LRCK1 4 I/O(1) Audio data left/right clock input/output for ADC LRCK2 11 I/O(1) Audio data left/right clock input/output for DAC MC/SCL/FMT 1 I (2) Mode control, clock for SPI, clock for I2C, format for H/W mode(5) MD/SDA/DEMP 2 I/O(3) Mode control, data for SPI, data for I2C, de-emphasis for H/W mode This pin provides four operation modes according to its input connection. Connected directly to VDD: SPI mode. Connected to VDD through 220-kΩ pullup resistor: H/W mode, single-ended MODE 28 I (4) VOUTX. Connected to DGND through 220-kΩ pulldown resistor: H/W mode, differential VOUTX. Connected directly to DGND : I2C mode. MS/ADR/IFMD 27 I (2) Mode control, select for SPI with low active, address for I2C, I/F mode for H/W mode RST 15 I (5) Reset and power-down control input, active-low SCKI1 6 I(2) System clock input for ADC SCKI2 9 I(2) System clock input for DAC SGND 16 – Shield analog ground VCC 24 – ADC, DAC analog power supply, 5-V VCOM 21 – ADC, DAC voltage common decoupling VDD 7 – Digital power supply, 3.3-V VINL 25 I Analog input to ADC, L-channel VINR 26 I Analog input to ADC, R-channel VOUTL– 19 O Analog output from DAC, L-channel – in differential mode, must be open in single-ended mode VOUTL+ 20 O Analog output from DAC, L-channel + in differential mode, L-channel in single-ended mode ZEROL 14 O Zero flag, L-channel ZEROR 13 O Zero flag, R-channel VOUTR– 17 O Analog output from DAC, R-channel – in differential mode, must be open in single-ended mode VOUTR+ 18 O Analog output from DAC, R-channel + in differential mode, R-channel in single-ended mode (1) Schmitt-trigger input/output with 50-k Ω typical internal pulldown resistor (2) Schmitt-trigger input, 5-V tolerant (3) Schmitt-trigger input, 5 V tolerant for SPI, H/W mode and Schmitt-trigger input/open drain LOW output, 5-V tolerant for I2C (4) VDD/2 biased, quad-state input (5) Schmitt-trigger input with 50-k Ω typical internal pulldown resistor, 5-V tolerant 8 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |