PPC440SPE datasheet(74/80 Pages) AMCC

74 / 80 page

PowerPC 440SPe Embedded Processor

AMCC Proprietary

Revision 1.23 - Sept 21, 2006

Preliminary Data Sheet

DDR SDRAM Read Operation

The Read of the incoming Data from the SDRAM is done on the rising and falling edges of the differential DQS

signal. The Data must be centered to these edges for correct operation.

The PPC440SPe can delay with very fine granularity the DQS through the programming of the

MCIF0_RODC[RQFD] register field.

DDR SDRAM MemClkOut0 and Read Clock Delay

In order to accommodate timing variations introduced by the system designs using this chip, the three-stage data

path shown below is used to eliminate metastability and allow data sampling to be adjusted for minimum latency.

The data are stored in the 8 Flip Flops of the Stage 1, such that it can be transferred later within a 8X period.

Figure 9. DDR SDRAM Read Data Path

PLB bus

MCIF0_RQDC[RQFD]

Programmed

Delay

Package

Mux

Read DQS

FF: Flip-Flop

DQS

(Diff)

DDR 1X Clock

Mux

Data

(x64)

Read FIFO

PLB 1X Clock

Stage 2

Stage 1

Stage 3

PLB bus

[0:63]

[64:127]

DQS Rising

DQS Falling

(x64)

Coarse Delay

Cycles

Driver

Rec

MemDCFdbkD

MemDCFdbkR

Ext FeedBack

Read Start

Feedback

Data Capture

Window

DDR 1X Clock

MCIF0_RDCC[RDSS]

MCIF0_RFDC[RFFD]

MCIF0_RFDC[RFOS]

Stage 2 Store

Oversampling

DQS aligned

CAS Lat Delay

FeedBack

Signal Gen

Fine Delay

T1 T2 T3 T4

Fine Delay

Edge Sync

Upper

Lower

Signals

pins

Q2_Ovs

FBK signal

Delay

Compare

DDR 1X Clock

Oversampling

Clock

Read Latency adjust circuit

adjust

PPC440SPE Datasheet(PDF) 74 Page - Applied Micro Circuits Corporation

PPC440SPE Datasheet(HTML) 74 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL