| Electronic Components Datasheet Search |
|
IIS2DULPX Datasheet(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
IIS2DULPX Datasheet(HTML) 92 Page - STMicroelectronics |
|
92 / 106 page ![]() 12.1.7 T_AH_QVAR_SENSITIVITY_L (B6h) and T_AH_QVAR_SENSITIVITY_H (B7h) Temperature / analog hub /Qvar sensor sensitivity value register (R/W) This sensitivity value is also applied to the data processed in the finite state machine (FSM) and machine learning core (MLC) blocks. This register corresponds to the conversion value of the embedded temperature (or analog hub / Qvar) sensor. The register value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits). By default it contains the sensitivity of the temperature sensor; when the analog hub / Qvar is enabled, the user needs to modify the sensitivity accordingly. The default value of T_AH_QVAR_S_[15:0] is 0x19D1 (when using the embedded temperature sensor, this value corresponds to 0.045°C/LSB with 12-bit resolution). Table 234. T_AH_QVAR_SENSITIVITY_L register T_AH_QVAR _S_7 T_AH_QVAR _S_6 T_AH_QVAR _S_5 T_AH_QVAR _S_4 T_AH_QVAR _S_3 T_AH_QVAR _S_2 T_AH_QVAR _S_1 T_AH_QVAR _S_0 Table 235. T_AH_QVAR_SENSITIVITY_L register description T_AH_QVAR_S_[7:0] Temperature / analog hub / Qvar sensor sensitivity (LSbyte). Default value: 11010001 Table 236. T_AH_QVAR_SENSITIVITY_H register T_AH_QVAR _S_15 T_AH_QVAR _S_14 T_AH_QVAR _S_13 T_AH_QVAR _S_12 T_AH_QVAR _S_11 T_AH_QVAR _S_10 T_AH_QVAR _S_9 T_AH_QVAR _S_8 Table 237. T_AH_QVAR_SENSITIVITY_H register description T_AH_QVAR_S_[15:8] Temperature / analog hub / Qvar sensor sensitivity (MSbyte). Default value: 00011001 12.1.8 SMART_POWER_CTRL (D2h) Smart power management configuration register (R/W) Table 238. SMART_POWER_CTRL register SMART_POWER _CTRL_DUR3 SMART_POWER _CTRL_DUR2 SMART_POWER _CTRL_DUR1 SMART_POWER _CTRL_DUR0 SMART_POWER _CTRL_WIN3 SMART_POWER _CTRL_WIN2 SMART_POWER _CTRL_WIN1 SMART_POWER _CTRL_WIN0 Table 239. SMART_POWER_CTRL register description SMART_POWER_CTRL_DUR[3:0] Setting of the value of the duration threshold for the smart power management feature. The actual value is the value of the ODR time multiplied by SMART_POWER_CTRL_DUR[3:0] / 16. SMART_POWER_CTRL_WIN[3:0] Setting of the number of consecutive windows during which the smart power management feature is evaluated. The actual number is SMART_POWER_CTRL_WIN[3:0] * 16. IIS2DULPX Embedded advanced features register description DS14580 - Rev 1 page 92/106 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |