Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADC32RF44IRMPR Datasheet(PDF) 58 Page - Texas Instruments

Part # ADC32RF44IRMPR
Description  ADC32RF44 Dual-Channel, 14-Bit, 2.6-GSPS, Analog-to-Digital Converter
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADC32RF44IRMPR Datasheet(HTML) 58 Page - Texas Instruments

Back Button ADC32RF44IRMPR Datasheet HTML 54Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 55Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 56Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 57Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 58Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 59Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 60Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 61Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 62Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 135 page
background image
tSLOADS
R/W
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
SDIN
SCLK
SEN
RESET
A11 A10
A9
A8
A7
A6
M
P
CH
Register Address [11:0]
Register Data [7:0]
tDH
tDSU
tSLOADH
tSCLK
58
ADC32RF44
SBAS809A – FEBRUARY 2017 – REVISED MARCH 2017
www.ti.com
Product Folder Links: ADC32RF44
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
9.4.3 Serial Interface
The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial
interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins. Serially shifting bits into the
device is enabled when SEN is low. SDIN serial data are latched at every SCLK rising edge when SEN is active
(low), as shown in Figure 113. The interface can function with SCLK frequencies from 20 MHz down to low
speeds (of a few hertz) and also with a non-50% SCLK duty cycle, as shown in Table 26.
The SPI access uses 24 bits consisting of eight register data bits, 12 register address bits, and four special bits
to distinguish between read/write, page and register, and individual channel access, as described in Table 27.
Figure 113. SPI Timing Diagram
Table 26. SPI Timing Information
MIN
TYP
MAX
UNIT
fSCLK
SCLK frequency (equal to 1 / tSCLK)
1
20
MHz
tSLOADS
SEN to SCLK setup time
50
ns
tSLOADH
SCLK to SEN hold time
50
ns
tDSU
SDIN setup time
10
ns
tDH
SDIN hold time
10
ns
tSDOUT
Delay between SCLK falling edge to SDOUT
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com