MSP430F14X datasheet(30/88 Pages) TI2

30 / 88 page

MSP430F149, MSP430F148, MSP430F147

MSP430F1491, MSP430F1481, MSP430F1471

MSP430F135, MSP430F133

SLAS272H – JULY 2000 – REVISED MAY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP430F149 MSP430F148 MSP430F147 MSP430F1491 MSP430F1481 MSP430F1471

MSP430F135 MSP430F133

Specifications

(1)

Not production tested, limits verified by design

(2)

The condition is that the error in a conversion started after tADC12ON is less than ±0.5 LSB. The reference and input signal are already

settled.

(3)

Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB:

tSample = ln(2

n+1) × (R

S + RI) × CI + 800 ns, where n = ADC resolution = 12, RS = external source resistance

5.26 12-Bit ADC, Timing Parameters

over recommended operating supply voltage and free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

fADC12CLK

ADC clock frequency

For specified performance of ADC12 linearity

parameters

2.2 V, 3 V

0.45

6.3

MHz

fADC12OSC

Internal ADC12 oscillator

ADC12DIV = 0, fADC12CLK = fADC12OSC

2.2 V, 3 V

3.7

6.3

MHz

tCONVERT

Conversion time

CVREF+ ≥ 5 µF, internal oscillator,

fADC12OSC = 3.7 MHz to 6.3 MHz

2.2 V, 3 V

2.06

3.51

µs

External fADC12CLK from ACLK, MCLK or

SMCLK, ADC12SSEL

≠ 0

13 ×

1/fADC12CLK

tADC12ON

Turn-on settling time of

the ADC(1)

See (2)

100

tSample

Sampling time(1)

RS = 400 Ω, RI = 1000 Ω, CI = 30 pF,

τ = [RS + RI] × CI

(3)

3 V

1220

2.2 V

1400

5.27 12-Bit ADC, Linearity Parameters

over recommended operating supply voltage and free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

Integral

linearity error

1.4 V

≤ (VVeREF+ – VVREF-/VeREF-)min ≤ 1.6 V

2.2 V, 3 V

±2

LSB

1.6 V < (VVeREF+ – VVREF-/VeREF-)min ≤ VAVCC

±1.7

Differential

linearity error

(VVeREF+ – VVREF-/VeREF-)min ≤ (VVeREF+ – VVREF-/VeREF-),

CVREF+ = 10 µF (tantalum) and 100 nF (ceramic)

2.2 V, 3 V

±1

LSB

Offset error

(VVeREF+ – VVREF-/VeREF-)min ≤ (VVeREF+ – VVREF-/VeREF-),

Internal impedance of source RS < 100 Ω,

CVREF+ = 10 µF (tantalum) and 100 nF (ceramic)

2.2 V, 3 V

±2

±4

LSB

Gain error

(VVeREF+ – VVREF-/VeREF-)min ≤ (VVeREF+ – VVREF-/VeREF-),

CVREF+ = 10 µF (tantalum) and 100 nF (ceramic)

2.2 V, 3 V

±1.1

±2

LSB

Total unadjusted

error

(VVeREF+ – VVREF-/VeREF-)min ≤ (VVeREF+ – VVREF-/VeREF-),

CVREF+ = 10 µF (tantalum) and 100 nF (ceramic)

2.2 V, 3 V

±2

±5

LSB

MSP430F14X Datasheet(PDF) 30 Page - Texas Instruments

MSP430F14X Datasheet(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL