| Electronic Components Datasheet Search |
|
R5F526TBAGFM Datasheet(PDF) 77 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F526TBAGFM Datasheet(HTML) 77 Page - Renesas Technology Corp |
|
77 / 142 page ![]() R01DS0407EJ0120 Rev.1.20 Page 77 of 142 Oct 31, 2024 RX26T Group 2. Electrical Characteristics 2.4.3 Timing of Recovery from Low Power Consumption Modes Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time (tSBYOSCWT) and the time required for operations by the software standby release sequencer (tSBYSEQ). Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time tSBYOSCWT is selected. Note 3. For n, the greatest value is selected from among the internal clock division settings. Note 4. This condition applies when fICLK : fFCLK = 1 : 1, 2 : 1, or 4 : 1. Table 2.21 Timing of Recovery from Low Power Consumption Modes (1) Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr Item Symbol Min. Typ. Max. Unit Test Conditions tSBYOSCWT*2 tSBYSEQ*3 Recovery time after cancellation of software standby mode*1 Crystal resonator connected to main clock oscillator Main clock oscillator operating tSBYMC — — {(MSTS[7:0] bits × 32) + 76} / 0.216 100 + 7 / fICLK + 2n / fMAIN µs Figure 2.11 Main clock oscillator and PLL circuit operating tSBYPC — — {(MSTS[7:0] bits × 32) + 138} / 0.216 100 + 7 / fICLK + 2n / fPLL External clock input to main clock oscillator Main clock oscillator operating tSBYEX — — 352 100 + 7 / fICLK + 2n / fEXMAIN µs Main clock oscillator and PLL circuit operating tSBYPE — — 639 100 + 7 / fICLK + 2n / fPLL High-speed on-chip oscillator operating High-speed on-chip oscillator operating tSBYHO — — 454 100 + 7 / fICLK + 2n / fHOCO µs High-speed on-chip oscillator operating and PLL circuit operating tSBYPH — — 741 100 + 7 / fICLK + 2n / fPLL Low-speed on-chip oscillator operating*4 tSBYLO — — 338 100 + 7 / fICLK + 2n / fLOCO µs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |