Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F526TBAGFM Datasheet(PDF) 84 Page - Renesas Technology Corp

Part # R5F526TBAGFM
Description  Renesas MCUs
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F526TBAGFM Datasheet(HTML) 84 Page - Renesas Technology Corp

Back Button R5F526TBAGFM Datasheet HTML 80Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 81Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 82Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 83Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 84Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 85Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 86Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 87Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 88Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 142 page
background image
R01DS0407EJ0120 Rev.1.20
Page 84 of 142
Oct 31, 2024
RX26T Group
2. Electrical Characteristics
2.4.5.5
POEG
Note 1. tPBcyc: PCLKB cycle
Figure 2.24
POEG Input Timing
Table 2.27
POE and POEG Timing
Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.
Item
Symbol
Min.
Typ.
Max.
Unit*1
Test Conditions
POEG
GTETRGn input pulse width (n = A to D)
tPOEGW
1.5
—
—
tPBcyc Figure 2.24
Output disable time
Input level detection of the
GTETRGn pin (via flag)
tPOEGDI
—
—
3 PCLKB + 0.34
µs
Figure 2.25
When the digital noise filter is not
in use (POEGGn.NFEN = 0
(n = A to D))
Detection of the output
stopping signal from
GPTW (deadtime error,
simultaneous high output,
or simultaneous low out-
put)
tPOEGDE
—
—
0.5
µs
Figure 2.26
Edge detection signal from
a comparator
tPOEGDC
—
—
4 PCLKB + 0.5
µs
Figure 2.27
The time is that when the noise
filter for comparator C is not in
use (CMPCTL.CDFS[1:0] = 00)
and excludes the time for
detection by comparator C.
Register setting
tPOEGDS
—
—
1 PCLKB + 0.3
µs
Figure 2.28
Time for access to the register is
not included.
Oscillation stop detection
tPOEGDOS
—
—
21
µs
Figure 2.29
Input level detection of the
GTETRGn pin (direct path)
tPOEGDDI
—
—
2 PCLKB +
1 PCLKC + 0.34
µs
Figure 2.30
Level detection signal from
a comparator
tPOEGDDC
—
—
3 PCLKB + 0.3
µs
Figure 2.31
The time is that when the noise
filter for comparator C is not in
use (CMPCTL.CDFS[1:0] = 00)
and excludes the time for
detection by comparator C.
GTETRGn input
(n = A to D)
PCLKB
tPOEGW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com