Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5651EDDFM Datasheet(PDF) 158 Page - Renesas Technology Corp

Part # R5F5651EDDFM
Description  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5651EDDFM Datasheet(HTML) 158 Page - Renesas Technology Corp

Back Button R5F5651EDDFM Datasheet HTML 154Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 155Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 156Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 157Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 158Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 159Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 160Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 161Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 162Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 158 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
2.4.7.17
SDHI
Note 1. In the G-version products, the AC characteristics are measured by setting the drive capacity control register 2 corresponding the
SDHI_CLK-C pin as a high-speed interface high-drive output.
Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All SDHI AC timings are measured in combination with the pins in the same group.
Figure 2.82
SD Host Interface Input/Output Signal Timing
Table 2.45
SDHI Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.*1
Item
Symbol
Min.
Max.
Unit
Test Conditions*2
SDHI
SDHI_CLK pin output cycle time
tPP(SD)
20
—
ns
Figure 2.82
SDHI_CLK pin output high pulse width
tWH(SD)
0.4 × tPP(SD)
—ns
SDHI_CLK pin output low pulse width
tWL(SD)
0.4 × tPP(SD)
—ns
SDHI_CLK pin output rise time
tTLH(SD)
—3
ns
SDHI_CLK pin output fall time
tTHL(SD)
—3
ns
Output data delay time (data transfer mode) for
SDHI_CMD and SDHI_D0 to SDHI_D3 pins
tODLY(SD)
–6.5
4
ns
Input data setup time for SDHI_CMD and SDHI_D0 to
SDHI_D3 pins
tISU(SD)
6—
ns
Input data hold time for SDHI_CMD and SDHI_D0 to
SDHI_D3 pins
tIH(SD)
2—
ns
SDHI_CLK output
SDHI_CMD, SDHI_D3 to SDHI_D0 input
SDHI_CMD, SDHI_D3 to SDHI_D0 output
tWL(SD)
tWH(SD)
tPP(SD)
tISU(SD) tIH(SD)
tTLH(SD)
tTHL(SD)
tODLY(SD)
tODLY(SD)
VIH
VIL
VIL
VIL
VIH
VIH
50% VCC
50% VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com