Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MSC8113 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

Part # MSC8113
Description  Tri-Core Digital Signal Processor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8113 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button MSC8113 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 23Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 24Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 25Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 26Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 27Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 28Page - Freescale Semiconductor, Inc MSC8113 Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 44 page
background image
Electrical Characteristics
MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 0
Freescale Semiconductor
25
2.5.5.2
CLKIN to CLKOUT Skew
Table 17 describes the CLKOUT-to-CLKIN skew timing.
For designs that use the CLKOUT synchronization mode, use the skew values listed in Table 16 to adjust the rise-to-fall timing
values specified for CLKIN synchronization. Figure 11 shows the relationship between the CLKOUT and CLKIN timings.
2.5.5.3
DMA Data Transfers
Table 17 describes the DMA signal timing.
The DREQ
signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ
according to the timings in Table 17. Figure 12 shows synchronous peripheral interaction.
Table 16. CLKOUT Skew
No.
Characteristic
Min1
Max1
Units
20
Rise-to-rise skew
0.0
0.95
ns
21
Fall-to-fall skew
–1.5
1.0
ns
23
CLKOUT phase (1.1 V, 133 MHz)
•
Phase high
•
Phase low
2.2
2.2
—
—
ns
ns
24
CLKOUT phase (1.1 V, 100 MHz)
•
Phase high
•
Phase low
3.3
3.3
—
—
ns
ns
Notes:
1.
A positive number indicates that CLKOUT precedes CLKIN, A negative number indicates that CLKOUT follows CLKIN.
2.
Skews are measured in clock mode 29, with a CLKIN:CLKOUT ratio of 1:1. The same skew is valid for all clock modes.
3.
CLKOUT skews are measured using a load of 10 pF.
4.
CLKOUT skews and phase are not measured for 500/166 Mhz parts because these parts only use CLKIN mode.
Figure 11. CLKOUT and CLKIN Signals.
Table 17. DMA Signals
No.
Characteristic
Ref = CLKIN
Units
Min
Max
37
DREQ set-up time before the 50% level of the falling edge of REFCLK
5.0
—
ns
38
DREQ hold time after the 50% level of the falling edge of REFCLK
0.5
—
ns
39
DONE set-up time before the 50% level of the rising edge of REFCLK
5.0
—
ns
40
DONE hold time after the 50% level of the rising edge of REFCLK
0.5
—
ns
41
DACK/DRACK/DONE delay after the 50% level of the REFCLK rising edge
0.5
7.5
ns
CLKIN
CLKOUT
20
21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com