Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DS72011RB120FPV Datasheet(PDF) 341 Page - Renesas Technology Corp

Part # DS72011RB120FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
PDF  1196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 341 Page - Renesas Technology Corp

Back Button DS72011RB120FPV Datasheet HTML 337Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 338Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 339Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 340Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 341Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 342Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 343Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 344Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 345Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 341 / 1196 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 313 of 1164
REJ09B0321-0200
11.3.6
DMA Reload Byte Count Register (DMRBCT)
DMRBCT is a register used to set the number for reloading to the DMA current byte count
register (DMCBCTn).
To enable reloading, set the DMA byte count reload function enable bit (BRLOD) in the DMA
control register A (DMCNTAn) to 1. In this case, set both the DMA current byte count register
(DMCBTn) and DMA reload byte count address register (DMRBCTn).
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Bit:
Initial value:
R/W:
15
14
13
12
11
10
9876543210
Bit:
Initial value:
R/W:
000000
—
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
———————
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
——————
RBC
RBC
Bit
Bit Name
Initial
Value
R/W
Description
31 to 26
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
25 to 0
RBC
Undefined R/W
Number of bytes to be DMA-transferred after reloading
Note:
Set this register so that DMA transfer is performed within the correctly aligned address
boundaries for the transfer sizes listed below.
• When the transfer size is set to 16 bits (SZSEL = "001"): (b0) = "0".
• When the transfer size is set to 32 bits (SZSEL = "010"): (b1, b0) = (0, 0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com