Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

H8/3021 Datasheet(PDF) 531 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 531 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 527Page - Renesas Technology Corp H8/3021 Datasheet HTML 528Page - Renesas Technology Corp H8/3021 Datasheet HTML 529Page - Renesas Technology Corp H8/3021 Datasheet HTML 530Page - Renesas Technology Corp H8/3021 Datasheet HTML 531Page - Renesas Technology Corp H8/3021 Datasheet HTML 532Page - Renesas Technology Corp H8/3021 Datasheet HTML 533Page - Renesas Technology Corp H8/3021 Datasheet HTML 534Page - Renesas Technology Corp H8/3021 Datasheet HTML 535Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 531 / 712 page
background image
16. Clock Pulse Generator
Rev.2.00 Mar. 22, 2007 Page 507 of 684
REJ09B0352-0200
Table 16.4 and Figure 16.7 show the timing for the external clock output stabilization delay time.
The oscillator and duty correction circuit have the function of regulating the waveform of the
external clock input to the EXTAL pin. When the specified clock signal is input to the EXTAL
pin, internal clock signal output is confirmed after the elapse of the external clock output
stabilization delay time (t
DEXT). As clock signal output is not confirmed during the tDEXT period, the
reset signal should be driven low and the reset state maintained during this time.
Table 16.4
External Clock Output Stabilization Delay Time
Conditions: V
CC = 3.0 V to 3.6 V, AVCC = 3.3 V to 5.5 V, VSS = AVSS = 0 V
Item
Symbol
Min
Max
Unit
Notes
External clock output stabilization
delay time
t
DEXT*
500
—
μs
Figure 16.7
Note:
*
t
DEXT includes a 10 tcyc RES pulse width (tRESW).
VCC
STBY
EXTAL
φ
RES
tDEXT*
Note: * tDEXT includes a 10 tcyc RES pulse width (tRESW).
2.7 V
VIH
Figure 16.7 External Clock Output Stabilization Delay Time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com