H8SLASH3002 datasheet(323/700 Pages) RENESAS

323 / 700 page

Each TSR is an 8-bit readable/writable register containing flags that indicate TCNT overflow or

underflow and GRA or GRB compare match or input capture. These flags are interrupt sources

and generate CPU interrupts if enabled by corresponding bits in TIER.

TSR is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2—Overflow Flag (OVF): This status flag indicates TCNT overflow or underflow.

Bit 2

OVF

Description

[Clearing condition]

(Initial value)

Read OVF when OVF = 1, then write 0 in OVF

[Setting condition]

TCNT overflowed from H'FFFF to H'0000, or underflowed from H'0000 to H'FFFF*

Notes: * TCNT underflow occurs when TCNT operates as an up/down-counter. Underflow occurs

only under the following conditions:

1. Channel 2 operates in phase counting mode (MDF = 1 in TMDR)

2. Channels 3 and 4 operate in complementary PWM mode (CMD1 = 1 and CMD0 = 0 in

TFCR)

Bit

Initial value

Read/Write

—

OVF

R/(W)

Reserved bits

Note:

Only 0 can be written, to clear the flag.

IMFB

R/(W)

IMFA

R/(W)

Overflow flag

Status flag indicating

overflow or underflow

Input capture/compare match flag B

Status flag indicating GRB compare

match or input capture

Input capture/compare match flag A

Status flag indicating GRA compare

match or input capture

309

H8/3002 Datasheet(PDF) 323 Page - Renesas Technology Corp

H8/3002 Datasheet(HTML) 323 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL