M38K09RFS datasheet(72/328 Pages) RENESAS

72 / 328 page

FUNCTIONAL DESCRIPTION

Rev.2.00

Oct 05, 2006

page 55 of 112

38K0 Group

REJ09B0337-0200

HARDWARE

(1) External I/O Interface Part

The external I/O interface part consists of a command decoder

and an output selector. A command decoder generates the follow-

ing signals to each unit.

qCPU interface part

•CPU channel read (Cch_RD)

•CPU channel write (Cch_WR)

qInternal memory interface part

•Memory channel read (Mch_RD)

•Memory channel write (Mch_WR)

•Memory channel terminal count (Mch_TC)

qTransmit/receive data buffer part

•Buffer write (Buf_WR)

qExternal I/O interface part

•Status selection (stt_sel)

•Output enable (ExOE)

Access to the CPU channel can be controlled only by setup of

external signals.

Access to the memory channel can be controlled by the value of

the external I/O configuration register and the state (mRX_enb,

mTX_enb signals) of the internal memory interface part.

The output selector has the function which selects from the state

of CPU channel (TxB_RDY and RxD_RDY) and the state of

memory channel (Mch_req) as the signal assigned to P33/

ExINT pin and P40/ExDREQ/RxD pin.

(2) CPU Interface Part

The CPU interface part consists of the decoder/data selector of

the CPU channel, the CPU write register and CPU channel con-

troller

qDecoder/data selector of CPU channel

A write operation to the CPU register is performed by generating a

write signal for each register with an address decode signal and a

write signal.

A read operation from the CPU register is performed by generat-

ing an output enable signal of the internal data bus with an module

select signal and a read signal and generating a select signal for

each register with an address decode signal.

qCPU write register

There are three CPU write registers as follows:

•EXB interrupt source enable register

•Index register

•External I/O configuration register

The EXB interrupt source register is a read-only register.

A status signal of the CPU channel controller and a status signal

of the memory channel controller in the internal memory interface

part are generated.

qCPU channel controller

The CPU channel controller generates the following signals, using

bits 0 and 1 (RXB_ENB, TXB_ENB) of EXB interrupt source en-

able register.

•Memory channel transmitting buffer control signal (MRD_sel),

generated in the internal memory interface part

•CPU channel command signal (Cch_RD, Cch_WR), generated

in the external I/O interface part

•Signals RxB_RDY/RxB_full and TxB_RDY/TxB_empty, gener-

ated with read/write signals from the CPU channel

M38K09RFS Datasheet(PDF) 72 Page - Renesas Technology Corp

M38K09RFS Datasheet(HTML) 72 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL