Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3233 Datasheet(PDF) 71 Page - STMicroelectronics

Part # UPSD3233
Description  Flash Programmable System Devices with 8032 Microcontroller Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3233 Datasheet(HTML) 71 Page - STMicroelectronics

Back Button UPSD3233 Datasheet HTML 67Page - STMicroelectronics UPSD3233 Datasheet HTML 68Page - STMicroelectronics UPSD3233 Datasheet HTML 69Page - STMicroelectronics UPSD3233 Datasheet HTML 70Page - STMicroelectronics UPSD3233 Datasheet HTML 71Page - STMicroelectronics UPSD3233 Datasheet HTML 72Page - STMicroelectronics UPSD3233 Datasheet HTML 73Page - STMicroelectronics UPSD3233 Datasheet HTML 74Page - STMicroelectronics UPSD3233 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 170 page
background image
71/170
uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV
I2C INTERFACE
There are two serial I2C ports implemented in the
uPSD323X Devices.
The serial port supports the twin line I2C-bus, con-
sists of a data line (SDAx) and a clock line (SCLx).
Depending on the configuration, the SDA and SCL
lines may require pull-up resistors.
SDA1, SCL1: the serial port line for DDC
Protocol
SDA2, SCL2: the serial port line for general
I2C bus connection
In both I2C interfaces, these lines also function as
I/O port lines as follows.
SDA1 / P4.0, SCL1 / P4.1, SDA2 / P3.6, SCL2
/ P3.7
The system is unique because data transport,
clock generation, address recognition and bus
control arbitration are all controlled by hardware.
The I2C serial I/O has complete autonomy in byte
handling and operates in 4 modes.
Master transmitter
Master receiver
Slave transmitter
Slave receiver
These functions are controlled by the SFRs.
SxCON: the control of byte handling and the
operation of 4 mode.
SxSTA: the contents of its register may also
be used as a vector to various service
routines.
SxDAT: data shift register.
SxADR: slave address register. Slave address
recognition is performed by On-Chip H/W.
Figure 39. Block Diagram of the I2C Bus Serial I/O
Table 50. Serial Control Register (SxCON: S1CON, S2CON)
76
543210
CR2
ENII
STA
STO
ADDR
AA
CR1
CR0
AI06649
SCLx
SDAx
Bus Clock Generator
Arbitration and Sync. Logic
Shift Register
Status Register
70
Slave Address
70
Control Register
70
70



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com