AT697F datasheet(60/155 Pages) ATMEL

60 / 155 page

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

Debug Support Unit - DSU

Overview

The AT697 processor includes an hardware debug support unit to aid software debugging on

target hardware. The support is provided through two modules: a debug support unit (DSU) and

a debug communication link (DCL).

The DSU can put the processor in debug mode, allowing read/write access to all processor reg-

isters and cache memories. The DSU also contains a trace buffer which stores executed

instructions or data transfers on the internal bus. The debug communications link implements a

simple read/write protocol and uses standard asynchronous UART communications.

Figure 38. Debug Support Unit and Communication Link

AT697 SPARC V8

Integer unit

I-Cache

D-Cache

AMBA AHB

AT697 processor

Debug

Support Unit

Debug

Comm. Link

AHB interface

Debug I/F

Trace

Buffer

DSUTX

DSURX

DSUEN

DSUBRE

DSUACT

It is possible to debug the processor through any master on the internal bus. The PCI interface is

build in as a master on the internal bus. All debug features are available from any PCI master.

Debug Support

Unit

The debug support unit is used to control the trace buffer and the processor debug mode. The

DSU master occupies a 2 Mbyte address space on the internal bus. Through this address

space, any other masters like PCI can access the processor registers and the contents of the

trace buffer.

The DSU control registers can be accessed at any time, while the processor registers and

caches can only be accessed when the processor has entered debug mode. The trace buffer

can be accessed only when tracing is disabled or completed. In debug mode, the processor

pipeline is held and the processor is controlled by the DSU. Entering the debug mode can occur

on the following events:

•

executing a breakpoint instruction (ta 1)

•

integer unit hardware breakpoint/watchpoint hit (trap 0x0B)

•

rising edge of the external break signal (DSUBRE)

•

setting the break-now DSUC BN

•

a trap that would cause the processor to enter error mode

•

occurrence of any, or a selection of traps as defined in the DSU control register

•

after a single-step operation

•

DSU breakpoint hit

The debug mode can only be entered when the debug support unit is enabled through an exter-

nal pin (DSUEN). Driving the DSUEN pin high enables the debug mode. When the debug mode

is entered, the following actions are taken:

•

PC and nPC are saved in temporary registers (accessible by the debug unit)

•

an output signal (DSUACT) is asserted to indicate the debug state

AT697F Datasheet(PDF) 60 Page - ATMEL Corporation

AT697F Datasheet(HTML) 60 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL