DM9801A datasheet(35/60 Pages) DAVICOM

35 / 60 page

DM9801A

1M Home Phoneline Network Physical Layer Single Chip Transceiver

Final

Version: DM9801A-DS-F01

May 30, 2001

SPI Serial Management Control Register - Register 0 (continued) (INTFSEL = 1, GPSI Mode)

Bit

Bit Name

Default

Description

0.0

Reserved

1,RW

Reserved:

This bit must be written as 1

SPI Serial Management Control Register - Register 1 (INTFSEL = 1, GPSI Mode)

Bit

Bit Name

Default

Description

1.7

IG_RMT_CMDS

0,RW

Ignore Remote Commands:

1=Remote commands are ignored

0=Remote commands will be accepted from any node in the

network. The value of the CMDENA pin is latched into this bit at

power-up/reset.

1.6

AVG_PEAK_RL

0,RW

Average Peak Rule:

1= Average peak with measured noise instead of noise + 25%

0= Normal operation

1.5

EN_SHORT_CD

0,RW

Enable Short CD:

1= Enable short CD noise rule

Do not count bad SYNC if CD is longer than 160uS

0= Normal operation

1.4

DIS_INC_NOISE

1,RW

Disable Increment of Noise:

1= Disable 25% increase of noise slice when in a packet

0= Normal operation

1.3

CMD_LO_PWR

0,RW

Command Low Power:

1= Transmit power is set to low

0= Normal operation

Remote commands will be issued if this bit is set

1.2

CMD_HI_PWR

0,RW

Command High Power:

1= Transmit power is set to high

0= Normal operation

Remote commands will be issued if this bit is set

1.1

CMD_LO_SPD

0,RW

Command Low Speed:

1= Transmit speed is set to low

0= Normal operation

Remote commands will be issued if this bit is set

1.0

CMD_HI_SPD

0,RW

Command High Speed:

1= Transmit speed is set to high

0= Normal operation

Remote commands will be issued if this bit is set

SPI Serial Management Status Register - Register 2 (INTFSEL = 1, GPSI Mode)

Bit

Bit Name

Default

Description

2.7

RX_RESERVED

0, RW

Receiving station reserved.

2.6

RX_PWR

0, RO

Receive Power:

This bit is an indication of the current receive signal power.

1= The receive signal power is high.

0= The receive signal power is low.

2.5

RX_SPD

0, RO

Receive Speed:

This bit is an indication of the current receive speed.

1= The receive speed is high.

0= The receive speed is low.

DM9801A Datasheet(PDF) 35 Page - Davicom Semiconductor, Inc.

DM9801A Datasheet(HTML) 35 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL