DM9801A datasheet(9/60 Pages) DAVICOM

9 / 60 page

DM9801A

1M Home Phoneline Network Physical Layer Single Chip Transceiver

Final

Version: DM9801A-DS-F01

May 30, 2001

Pin Description (Continued)

Pin No.

Pin Name

I/O

Description

Miscellaneous:

LNKSTA

I/O,Z

Link Status:

Output, positive true logic. Indication of Link Status.

XTAL1

ALG

Crystal Pin 1:

This pin should be connected to one side of a 20MHz (

±50 ppm) crystal.

XTAL2

ALG

Crystal Pin 2:

This pin should be connected to the other side of a 20MHz (

±50 ppm)

crystal.

BGREF

ALG

Bandgap Voltage Reference:

Connect a 6.20_K

Ω, 1% resistor between this pin and the BGGND pin to

provide an accurate current reference for the DM9801A.

BGGND

ALG

Bandgap Voltage Reference Return:

Return pin for the 6.20_K

Ω resistor connection.

TSTMODE

Test Mode Control Pin:

TSTMODE=0: Normal operating mode.

TSTMODE=1: Enable test mode.

1, 2,

3,5,

15 – 18,

20,

23 – 27,

30 - 32,

35, 42,

44,

49 – 52,

54, 56,

69, 70,

73 – 78,

80, 87,

89, 98,

99, 100

No Connect:

These pins are reserved. Leave these pins unconnected (floating).

Power and Ground:

The power (VCC) and ground (GND) pins of the DM9801A are grouped in pairs of two categories - Digital

Circuitry Power/Ground Pairs and Analog Circuitry Power/Ground Pair.

14, 48,

55, 79,

88,

DGND

Digital logic ground

4, 71, 72

DVCC

Digital logic power supply

28, 29,

38, 39

AGND

Analog circuit ground

19, 33,

34, 43

AVCC

Analog circuit power supply

DM9801A Datasheet(PDF) 9 Page - Davicom Semiconductor, Inc.

DM9801A Datasheet(HTML) 9 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL