| Electronic Components Datasheet Search |
|
ST10F280 Datasheet(PDF) 173 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F280 Datasheet(HTML) 173 Page - STMicroelectronics |
|
173 / 239 page ![]() ST10F280 System reset Doc ID 8673 Rev. 3 173/239 Figure 66. Synchronous warm reset (short low pulse on RSTIN) 1. RSTIN assertion can be released there. 2. If during the reset condition (RSTIN low), VRPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered. 3. RSTIN rising edge to internal latch of PORT0 is 3 CPU clock cycles (6 TCL) if the PLL is bypassed and the prescaler is on (fCPU =fXTAL / 2), else it is 4 CPU clock cycles (8 TCL). 4. RSTIN pin is pulled low if bit BDRSTEN (bit 5 of SYSCON register) was previously set by software. Bit BDRSTEN is cleared after reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |