Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8961GEFL/V Datasheet(PDF) 90 Page - Wolfson Microelectronics plc

Part # WM8961GEFL/V
Description  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961GEFL/V Datasheet(HTML) 90 Page - Wolfson Microelectronics plc

Back Button WM8961GEFL/V Datasheet HTML 86Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 87Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 88Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 89Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 90Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 91Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 92Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 93Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 94Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
90
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R19 (13h)
ALC3
8
ALCMODE
0
Determines the ALC mode of operation:
0 = ALC mode
1 = Limiter mode
ALCSEL[1:0] bits must be set to 00 before changing this bit.
7:4
DCY[3:0]
0011
ALC Decay (gain ramp-up) time
0000 : 24ms
0001 : 48ms
Doubling each step…
1010-1111 : 24.58s
3:0
ATK[3:0]
0010
ALC Attack (gain ramp-down) time
0000 : 6ms
0001 : 12ms
0010 : 24ms
… (time doubles with every step)
1010 to 1111 : 6.14s
Register 13h ALC3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R20 (14h)
Noise Gate
7:3
NGTH[4:0]
0_0000
Noise Gate Threshold
00000 : -76.5dB FS
00001 : -75dB FS
1.5dB steps…
1111-30dB FS
1
NGG
0
Noise gate mode
0 : Hold PGA gain static (recommended)
1 : Mute ADC output
0
NGAT
0
Noise Gate Enable
Register 14h Noise Gate
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R21 (15h)
Left ADC
volume
8
ADCVU
0
ADC digital volume update
Writing 1 to this bit will cause left and right ADC volumes to be updated
(LADCVOL and RADCVOL)
7:0
LADCVOL[7:0]
1100_0000 ADC Left Channel Digital Volume.
FFh -> Efh: +17.625dB
EEh: +17.25dB
…… in steps of -0.375dB to
C0h : 0dB
BFh : -0.375dB
Beh: -0.75dB
….. in steps of -0.375dB to
02h: -71.25dB
01h: -71.625dB
00h: Digital Mute
Register 15h Left ADC Volume



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com